công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD1380 bảng dữ liệu(PDF) 5 Page - Analog Devices

tên linh kiện AD1380
Giải thích chi tiết về linh kiện  Low Cost 16-Bit Sampling ADC
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD1380 bảng dữ liệu(HTML) 5 Page - Analog Devices

  AD1380 Datasheet HTML 1Page - Analog Devices AD1380 Datasheet HTML 2Page - Analog Devices AD1380 Datasheet HTML 3Page - Analog Devices AD1380 Datasheet HTML 4Page - Analog Devices AD1380 Datasheet HTML 5Page - Analog Devices AD1380 Datasheet HTML 6Page - Analog Devices AD1380 Datasheet HTML 7Page - Analog Devices AD1380 Datasheet HTML 8Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
AD1380
–5–
REV. B
SAR parallel bits, STATUS flip-flops and the gated clock in-
hibit signal are initialized on the trailing edge of the CONVERT
START signal. At time t0, B1 is reset and B2 – B16 are set un-
conditionally. At t1 the Bit 1 decision is made (keep) and Bit 2 is
reset unconditionally. This sequence continues until the Bit 16
(LSB) decision (keep) is made at t16. The STATUS flag is reset,
indicating that the conversion is complete and the parallel
output data is valid. Resetting the STATUS flag restores the
gated clock inhibit signal, forcing the clock output to the low
Logic “0” state. Note that the clock remains low until the next
conversion.
Corresponding parallel data bits become valid on the same
positive-going clock edge.
DIGITAL OUTPUT DATA
Both parallel and serial data from TTL storage registers is in
negative true form (Logic “1” = 0 V and Logic “0” = 2.4 V).
Parallel data output coding is complementary binary for unipolar
ranges and complementary offset binary for bipolar ranges.
Parallel data becomes valid at least 20 ns before the STATUS
flag returns to Logic “0,” permitting parallel data transfer to be
clocked on the “1” to “0” transition of the STATUS flag (see
Figure 6).
Figure 6. LSB Valid to Status Low
Serial data coding is complementary binary for unipolar input
ranges and complementary offset binary for bipolar input
ranges. Serial output is by bit (MSB first, LSB last) in NRZ
(non-return-to-zero) format. Serial and parallel data outputs
change state on positive-going clock edges. Serial data is guaran-
teed valid 120 ns after the rising clock edges, permitting serial
data to be clocked directly into a receiving register on the
negative-going clock edges as shown in Figure 7. There are 17
negative-going clock edges in the complete 16-bit conversion
cycle. The first negative edge shifts an invalid bit into the regis-
ter, which is shifted out on the last negative-going clock edge.
All serial data bits will have been correctly transferred and be in
the receiving shift register locations shown at the completion of
the conversion period.
Figure 7. Clock High to Serial Out Valid
INPUT SCALING
The AD1380 inputs should be scaled as close to the maximum
input signal range as possible in order to utilize the maximum
signal resolution of the A/D converter. Connect the input signal
as shown in Table I. See Figure 8 for circuit details.
Figure 8. AD1380 Input Scaling Circuit
Table I. AD1380 Input Scaling Connections
Input
Connect
Connect
Connect
Signal
Output
Pin 4
Pin 7
Input
Line
Code
to Pin
to
Signal to
±10 V
COB
5
Input Signal
7
±5 V
COB
5
Open
6
±2.5 V
COB
5
Pin 5
6
0 V to +5 V
CSB
NC
Pin 5
6
0 V to +10 V
CSB
NC
Open
6
NOTE
Pin 5 is extremely sensitive to noise and should be guarded by analog common.


Số phần tương tự - AD1380

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD1380 AD-AD1380_15 Datasheet
248Kb / 12P
   Low Cost 16-Bit Sampling ADC
REV. D
More results

Mô tả tương tự - AD1380

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD1380 AD-AD1380_15 Datasheet
248Kb / 12P
   Low Cost 16-Bit Sampling ADC
REV. D
logo
Linear Technology
LTC1605ACG LINER-LTC1605ACG Datasheet
339Kb / 16P
   16-Bit, 100ksps, Sampling ADC
LTC1605 LINER-LTC1605 Datasheet
490Kb / 16P
   16-Bit, 100ksps, Sampling ADC
LTC1605 LINER-LTC1605_15 Datasheet
339Kb / 16P
   16-Bit, 100ksps, Sampling ADC
logo
Analog Devices
AD1876 AD-AD1876 Datasheet
190Kb / 12P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD676 AD-AD676_15 Datasheet
391Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD676 AD-AD676_17 Datasheet
421Kb / 17P
   16-Bit 100 kSPS Sampling ADC
AD1876 AD-AD1876_15 Datasheet
158Kb / 12P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD677 AD-AD677_15 Datasheet
430Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
AD676 AD-AD676 Datasheet
388Kb / 16P
   16-Bit 100 kSPS Sampling ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com