công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SN74ACT2440 bảng dữ liệu(PDF) 3 Page - Texas Instruments

tên linh kiện SN74ACT2440
Giải thích chi tiết về linh kiện  NuBusE INTERFACE CONTROLLER
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ACT2440 bảng dữ liệu(HTML) 3 Page - Texas Instruments

  SN74ACT2440 Datasheet HTML 1Page - Texas Instruments SN74ACT2440 Datasheet HTML 2Page - Texas Instruments SN74ACT2440 Datasheet HTML 3Page - Texas Instruments SN74ACT2440 Datasheet HTML 4Page - Texas Instruments SN74ACT2440 Datasheet HTML 5Page - Texas Instruments SN74ACT2440 Datasheet HTML 6Page - Texas Instruments SN74ACT2440 Datasheet HTML 7Page - Texas Instruments SN74ACT2440 Datasheet HTML 8Page - Texas Instruments SN74ACT2440 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 33 page
background image
SN74ACT2440
NuBus
™ INTERFACE CONTROLLER
SCHS010 – D3158, OCTOBER 1988 – REVISED JANUARY 1991
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
3
Terminal Functions
As previously explained, the input and output signals on the ’ACT2440 can be functionally organized into five
groups. The following tables briefly describe the controller signals in each group.
DATA/ADDRESS INTERFACE CONTROL SIGNALS
PIN
DESCRIPTION
NAME
NO.
DESCRIPTION
ACLK
3
Address clock. This output loads NuBus
™ address information onto the local board. During both master and slave start
cycles, this output changes on the sample edge (high-to-low) of the NuBus
™ clock signal (CLK).
A/D
66
Output select. This normally high output controls the multiplexing function of the address and data information onto
theNuBus
™. When low, address information is indicated. When high, data information is indicated. When the local boardis
the NuBus master, A/D goes low on the driving edge (low-to-high) of start and remains low for one NuBus
™ clock period.
Output enable. This active-low output enables data or address information onto the NuBus
™. ADEN is asserted on the driving
edge (low-to-highof the NuBus
™ clock signal (CLK) under any of the following conditions:
– The local board is the NuBus
™ master performing a write cycle and continuing until an acknowledge (ACK) is received
ADEN
65
from the NuBus
™.
– The local board is the NuBus
™ master performing a read cycle and continuing for one NuBus™ clock cycle.
– The local board is the selected NuBus
™ slave during an acknowledge cycle and the current cycle is a read.
AEN
4
Address enable. This active-low output signal enables address information onto the local board. When selected as a NuBus
slave, AEN goes low on the first sample edge after slave grant access (SGNTA) is asserted. AEN returns inactive on the first
sample edge after (SGNTA) returns inactive. If SGNTA is active (low) before the first sample edge after START, then address
information is placed onto the local board on the first sample edge after START.
DCLK
1
Data clock. This output loads NuBus
™ data onto the local board. This output changes on the sample edge (high-to-low) of
the NuBus
™ clock signal (CLK) under any of the following sets of comditions:
– The local board is the NuBus
™ master, the current cycle is a read, and an acknowledge (ACK) or interim acknowledge (TM0
during block transfers) has been received.
– The local board is a NuBus
™ slave, the current cycle is a write, and slave grant access (SGNTA) is asserted.
– The local board is a NuBus
™ slave, the current cycle is a block write. The first rising edge of DCLK will occur on the first
sample edge after SGNTA is taken active (low) and will remain high for two clock cycles. If SGNTA is active (low) during
the start cycle, DCLK will go active (high) on the first sample edge after START. The SIACK iinput controls the remaining
DCLK cycles with the exception of the last DCLK cycle. When the SIACK input is taken active (low), DCLK will go active
on the following sample edge. DCLK will remain high for one clock cycle and return low, regardless of the SIACK input. The
final DCLK cycle is controlled by the Local Acknowledge Input (LACK), as on normal write cycles.
DEN
2
Data Enable. The active-low output enables data to be placed onto the local board. DEN is asserted under either of the
following conditions:
g
– The local board is the NuBus
™ master performing a read cycle. (DEN goes low on the sample edge (high-to-low) of the
acknowledge cycle and remains low until the first sample edge after MHOLD returns inactive.) The local board is
the
selected NuBus
™ slave performing a write cycle. (DEN goes low on the first sample edge after slave grant access
(SGNTA) is asserted and remains low until the first sample edge after SGNTA returns inactive.)


Số phần tương tự - SN74ACT2440

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74ACT244 TI-SN74ACT244 Datasheet
82Kb / 5P
[Old version datasheet]   OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ACT244 TI-SN74ACT244 Datasheet
699Kb / 17P
[Old version datasheet]   OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ACT244 TI1-SN74ACT244 Datasheet
1Mb / 22P
[Old version datasheet]   OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ACT244 TI1-SN74ACT244 Datasheet
2Mb / 38P
[Old version datasheet]   SNx4ACT244 Octal Buffers and Drivers With 3-State Outputs
REVISED JULY 2023
SN74ACT244 TI1-SN74ACT244 Datasheet
1Mb / 22P
[Old version datasheet]   SN74ACT244-Q1 Automotive Octal Buffer/Driver with 3-State Outputs
REVISED JULY 2023
More results

Mô tả tương tự - SN74ACT2440

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
List of Unclassifed Man...
NET2890 ETC-NET2890 Datasheet
432Kb / 73P
   USB Interface Controller
logo
STMicroelectronics
SERCON816 STMICROELECTRONICS-SERCON816 Datasheet
319Kb / 23P
   SERCOS INTERFACE CONTROLLER
logo
Analog Devices
LT4293 AD-LT4293 Datasheet
694Kb / 16P
   PD Interface Controller
logo
Sony Corporation
CXD1969 SONY-CXD1969 Datasheet
159Kb / 2P
   CableCARDTM INTERFACE CONTROLLER
logo
STMicroelectronics
SERCON410B STMICROELECTRONICS-SERCON410B Datasheet
286Kb / 34P
   SERCOS INTERFACE CONTROLLER
logo
NXP Semiconductors
PCA82C250 PHILIPS-PCA82C250 Datasheet
94Kb / 20P
   CAN controller interface
2000 Jan 13
logo
Intel Corporation
82731 INTEL-82731 Datasheet
1Mb / 19P
   VIDEO INTERFACE CONTROLLER
logo
National Semiconductor ...
MNDP83950B-VQB NSC-MNDP83950B-VQB Datasheet
80Kb / 14P
   REPEATER INTERFACE CONTROLLER
logo
Motorola, Inc
MC68184 MOTOROLA-MC68184 Datasheet
366Kb / 15P
   Broadband Interface Controller
logo
NXP Semiconductors
PCA82C250N NXP-PCA82C250N Datasheet
232Kb / 18P
   CAN controller interface
Rev. 06-25 August 2011
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com