công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TL16PNP200PH bảng dữ liệu(PDF) 4 Page - Texas Instruments

tên linh kiện TL16PNP200PH
Giải thích chi tiết về linh kiện  STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI1 [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI1 - Texas Instruments

TL16PNP200PH bảng dữ liệu(HTML) 4 Page - Texas Instruments

  TL16PNP200PH Datasheet HTML 1Page - Texas Instruments TL16PNP200PH Datasheet HTML 2Page - Texas Instruments TL16PNP200PH Datasheet HTML 3Page - Texas Instruments TL16PNP200PH Datasheet HTML 4Page - Texas Instruments TL16PNP200PH Datasheet HTML 5Page - Texas Instruments TL16PNP200PH Datasheet HTML 6Page - Texas Instruments TL16PNP200PH Datasheet HTML 7Page - Texas Instruments TL16PNP200PH Datasheet HTML 8Page - Texas Instruments TL16PNP200PH Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 23 page
background image
TL16PNP200
STANDALONE PLUGANDPLAY (PnP) CONTROLLER
SLLS229A − NOVEMBER 1995 − REVISED APRIL 1996
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
A15-A0
11-26
I
Address. A15-A0 connects to ISA address bits SA15-SA0.
A16 (INTR2),†
A17 (INTR3),†
A18 (INTR4)†
9-7
I
Address (Interrupt). In Mode 0, A16−A18 should be connected to ISA address bits SA16, LA17, and LA18
respectively. In Mode 1, INTR2−INTR4 are interrupt requests from logical devices 2, 3, and 4 respectively.
A19 (CDACK3),†
A20 (CDACK4)†
6, 5
I
Address (DMA acknowledge). In Mode 0, A19−A20 should be connected to ISA address bits LA19 and
LA20. In Mode 1, CDACK3 and CDACK4 are configurable data acknowledge signals and should be
connected to the ISA DACK signals of the selected DMA channels as specified by DMA mapping in the
power-up defaults.
A21 (CDRQ3),†
A22 (CDRQ4)†
4, 3
I/O
Address (DMA request). In Mode 0, A21 and A22 are inputs that should be connected to ISA address bits
LA21 and LA22. In Mode 1, CDRQ3 and CDRQ4 are configurable data request outputs and should be
connected to the ISA DRQ signals of the selected DMA channels as specified by DMA mapping in the
power-up defaults.
A23 (IOCS4)†
2
I/O
Address (I/O chip select). In Mode 0, A23 is an input that should be connected to ISA address bit LA23.
In Mode 1, IOCS4 is a I/O chip select output for logical device 4.
AEN
40
I
ISA address enable. During DMA operation, AEN is an active signal that prevents the controller from
generating an I/O chip select.
BALE (OEN1)†
80
I/O
ISA bus address latch enable (output enable). In Mode 0, BALE is an ISA input which is used to latch the
upper address. In Mode 1, OEN1 is an output enable and can be configured to respond to I/O read
operations to any logical device, which can use it to enable its transceivers.
CDACK0,
CDACK1,
CDACK2
45-43
I
Configurable ISA DMA acknowledge. CDACK0 − CDACK2 should be connected to the ISA DACK signals
of the selected DMA channels as specified by DMA mapping in the power-up defaults.
CDRQ0, CDRQ1,
CDRQ2
49-47
O
Configurable ISA DMA data request. CDRQ0−CDRQ2 should be connected to the ISA DRQ signals of the
selected DMA channels as specified by DMA mapping in the power-up defaults.
CLK
42
I
10-22 MHz clock. CLK is an input from the OSC signal on the ISA bus.
D0-D7
31-28,
36-33
I/O
8-bit ISA data
DMA_ACK0,
DMA_ACK1
67, 66
O
DMA acknowledge. DMA_ACK0 and DMA_ACK1 are used for DMA acknowledge to logical devices 0 and
1.
DMA_RQ0,
DMA_RQ1
71, 70
I
DMA requests. DMA_RQ0 and DMA_RQ1 are used for DMA requests from logical devices 0 and 1.
GND
1, 27,
37, 61,
74
Ground (0 V). All terminals must be tied to GND for proper operation.
INTR0, INTR1
73, 72
I
Interrupt requests. INTR0 and INTR1 generate interrupt requests from logical devices 0 and 1.
IOCS0, IOCS1
75, 76
O
I/O chip select outputs to logical devices 0 and 1. The address decoder decodes the full 16-bit I/O address
and generates the I/O chip select signals based on the selected I/O block size.
IOR
38
I
ISA I/O read.
IOW
39
I
ISA I/O write.
IRQ3−IRQ7,
IRQ9−IRQ12,
IRQ14, IRQ15
50-60
O
ISA Interrupt request. These signals should be connected to the corresponding ISA IRQ signals.
MCS0(IOCS3),†
MCS1(IOCS2)†
78, 77
O
Memory chip select (I/O chip select). In Mode 0, MCS0 and MCS1 are the memory chip select outputs for
logical devices 0 and 1. A 24-bit memory address is decoded to generate the memory chip select signals
based on the selected memory block size. In Mode 1, IOCS3 and IOCS2 are the I/O chip select outputs
for logical devices 3 and 2.
OEN0
79
O
Output enable. OEN0 can be configured to respond to I/O read operations to any logical device, which can
use it to enable its transceivers.
† Terminal names in parenthesis indicate when the device is in mode 1 operation.


Số phần tương tự - TL16PNP200PH

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
TL16PNP200A TI1-TL16PNP200A Datasheet
340Kb / 10P
[Old version datasheet]   STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
TL16PNP200APH TI1-TL16PNP200APH Datasheet
340Kb / 10P
[Old version datasheet]   STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
More results

Mô tả tương tự - TL16PNP200PH

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
TL16PNP200A TI1-TL16PNP200A Datasheet
340Kb / 10P
[Old version datasheet]   STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
TL16PNP100A TI-TL16PNP100A Datasheet
281Kb / 20P
[Old version datasheet]   STANDALONE PLUG-AND-PLAY (PnP) CONTROLLER
TL16PNP100A TI1-TL16PNP100A_05 Datasheet
310Kb / 21P
[Old version datasheet]   STANDALONE PLUG-AND-PLAY
logo
List of Unclassifed Man...
82C931 ETC-82C931 Datasheet
634Kb / 64P
   Plug and Play Integrated Audio Controller
logo
Cirrus Logic
CS8920A CIRRUS-CS8920A Datasheet
1Mb / 144P
   CRYSTAL LAN ISA PLUG-AND-PLAY ETHERNET CONTROLLER
logo
SMSC Corporation
FDC37C93X SMSC-FDC37C93X Datasheet
650Kb / 203P
   Plug and Play Compatible Ultra I/O Controller
logo
Davicom Semiconductor, ...
DM9008F DAVICOM-DM9008F Datasheet
34Kb / 2P
   ISA/Plug & Play Super Ethernet Controller
logo
Texas Instruments
TL16PNP550A TI-TL16PNP550A Datasheet
553Kb / 40P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH PLUG-AND-PLAY (PnP) AND AUTOFLOW CONTROL
logo
Exar Corporation
XR16C872 EXAR-XR16C872 Datasheet
347Kb / 60P
   DUAL UART WITH 1284 PARALLEL PORT AND PLUG-AND-PLAY CONTROLLER
logo
Texas Instruments
TL16PNP550A TI1-TL16PNP550A_08 Datasheet
558Kb / 40P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH PLUG-AND-PLAY (PnP) AND AUTOFLOW CONTROL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com