công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MC88916DW bảng dữ liệu(PDF) 5 Page - Motorola, Inc

tên linh kiện MC88916DW
Giải thích chi tiết về linh kiện  LOW SKEW CMOS PLL CLOCK DRIVER WITH PROCESSOR RESET
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MOTOROLA [Motorola, Inc]
Trang chủ  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC88916DW bảng dữ liệu(HTML) 5 Page - Motorola, Inc

  MC88916DW Datasheet HTML 1Page - Motorola, Inc MC88916DW Datasheet HTML 2Page - Motorola, Inc MC88916DW Datasheet HTML 3Page - Motorola, Inc MC88916DW Datasheet HTML 4Page - Motorola, Inc MC88916DW Datasheet HTML 5Page - Motorola, Inc MC88916DW Datasheet HTML 6Page - Motorola, Inc MC88916DW Datasheet HTML 7Page - Motorola, Inc MC88916DW Datasheet HTML 8Page - Motorola, Inc MC88916DW Datasheet HTML 9Page - Motorola, Inc  
Zoom Inzoom in Zoom Outzoom out
 5 / 9 page
background image
MC88916
TIMING SOLUTIONS
BR1333 — REV 5
5
MOTOROLA
AC CHARACTERISTICS (TA = –40°C to +85°C; VCC = 5.0V ± 5%)
Symbol
Parameter
Mimimum
Maximum
Unit
Condition
tRISE/FALL1
All Outputs
Rise/Fall Time, All Outputs into a 50
Load
0.3
1.6
ns
tRISE – 0.8V to 2.0V
tFALL – 2.0V to 0.8V
tRISE/FALL1
2X_Q Output
Rise/Fall Time into a 20pF Load, With
Termination Specified in AppNote 3
0.5
1.6
ns
tRISE – 0.8V to 2.0V
tFALL – 2.0V to 0.8V
tpulse width(a)1
(Q0, Q1, Q2, Q3)
Output Pulse Width
Q0, Q1, Q2, Q3 at VCC/2
0.5tcycle – 0.5
0.5tcycle + 0.5
ns
50
Ω Load Terminated to
VCC/2 (See App Note 3)
tpulse width(b)1
(2X_Q Output)
Output Pulse Width
40–49MHz
2X_Q at VCC/2
50–65MHz
66–80MHz
0.5tcycle – 1.55
0.5tcycle – 1.05
0.5tcycle – 0.5
0.5tcycle + 1.55
0.5tcycle + 1.05
0.5tcycle + 0.5
ns
50
Ω Load Terminated to
VCC/2 (See App Note 3)
tPD1,4
SYNC – Q/2
SYNC Input to Q/2 Output Delay
(Measured at SYNC and Q/2 Pins)
–0.75
–0.15
ns
With 1M
Ω From RC1
to An VCC
(See Application Note 2)
+1.25 7
+3.25 7
ns
With 1M
Ω From RC1
to An GND
(See Application Note 2)
tSKEWr1,2
(Rising)
Output–to–Output Skew
Between Outputs Q0–Q2, Q/2
(Rising Edge Only)
500
ps
Into a 50
Ω Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tSKEWf1,2
(Falling)
Output–to–Output Skew
Between Outputs Q0–Q2
(Falling Edge Only)
1.0
ns
Into a 50
Ω Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tSKEWall1,2
Output–to–Output Skew
2X_Q, Q/2, Q0–Q2 Rising
Q3 Falling
1.0
ns
Into a 50
Ω Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tLOCK3
Phase–Lock Acquisition Time,
All Outputs to SYNC Input
1
10
ms
tPHL MR – Q
Propagation Delay,
MR to Any Output (High–Low)
1.5
13.5
ns
Into a 50
Ω Load
Terminated to VCC/2
(See Timing Diagram in
Figure 6)
tREC, MR to
SYNC6
Reset Recovery Time rising MR edge
to falling SYNC edge
9
ns
tW, MR LOW6
Minimum Pulse Width, MR input Low
5
ns
tW, RST_IN LOW
Minimum Pulse Width, RST_IN Low
10
ns
When in Phase–Lock
tPZL
Output Enable Time
RST_IN Low to RST_OUT Low
1.5
16.5
ns
See Application
Note 5
tPLZ
Output Enable Time
RST_IN High to RST_OUT High Z
1016 ‘Q’ Cycles
(508 Q/2 Cycles)
1024 ‘Q’ Cycles
(512 Q/2 Cycles)
ns
See Application
Note 5
1. These specifications are not tested, they are guaranteed by statistical characterization. See Application Note 1 for a discussion of this
methodology.
2. Under equally loaded conditions and at a fixed temperature and voltage.
3. With VCC fully powered–on: tCLOCK Max is with C1 = 0.1µF; tLOCK Min is with C1 = 0.01µF.
4. See Application Note 4 for the distribution in time of each output referenced to SYNC.
5. Limits do not meet requirements of the 68040 microprocessor. Refer to the 88920 for a low frequency 68040 clock driver.
6. Specification is valid only when the PLL_EN pin is low.
7. This is a typical specification only, worst case guarantees are not provided.


Số phần tương tự - MC88916DW

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
NXP Semiconductors
MC88916 NXP-MC88916 Datasheet
523Kb / 36P
   Second-Generation 32-Bit Enhanced Embedded Controller
Rev. 1
More results

Mô tả tương tự - MC88916DW

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Motorola, Inc
MC88914 MOTOROLA-MC88914 Datasheet
77Kb / 4P
   LOW SKEW CMOS CLOCK DRIVER WITH RESET
MC88LV915T MOTOROLA-MC88LV915T Datasheet
127Kb / 11P
   LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN55 MOTOROLA-MC88915TFN55 Datasheet
216Kb / 20P
   LOW SKEW CMOS PLL CLOCK DRIVER
MC88915FN70 MOTOROLA-MC88915FN70 Datasheet
154Kb / 13P
   Low Skew CMOS PLL Clock Driver
MC88915 MOTOROLA-MC88915 Datasheet
147Kb / 13P
   Low Skew CMOS PLL Clock Driver
MC88LV926 MOTOROLA-MC88LV926 Datasheet
108Kb / 10P
   LOW SKEW CMOS PLL 68060 CLOCK DRIVER
logo
Integrated Device Techn...
MC88LV926 IDT-MC88LV926 Datasheet
283Kb / 11P
   Low Skew CMOS PLL 68060 Clock Driver
MC88LV926EGR2 IDT-MC88LV926EGR2 Datasheet
291Kb / 11P
   Low Skew CMOS PLL 68060 Clock Driver
IDT74FCT3932-100 IDT-IDT74FCT3932-100 Datasheet
131Kb / 9P
   3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
logo
Renesas Technology Corp
QS5917T RENESAS-QS5917T Datasheet
241Kb / 8P
   LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
JANUARY 7, 2014
More results


Html Pages

1 2 3 4 5 6 7 8 9


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com