công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ISLA214S50IR48EV1Z bảng dữ liệu(PDF) 10 Page - Intersil Corporation |
|
ISLA214S50IR48EV1Z bảng dữ liệu(HTML) 10 Page - Intersil Corporation |
10 / 41 page ISLA214S50 10 FN7973.1 December 21, 2011 Data Valid to SCLK ↑ Setup Time tDS Read or Write 12 cycles Data Valid after SCLK ↑ Hold Time tDH Read or Write 8 cycles Data Valid after SCLK ↓ Time tDVR Read 8 cycles NOTES: 11. The Tri-Level Inputs internal switching thresholds are approximately. 0.43V and 1.34V. It is advised to float the inputs, tie to ground or AVDD depending on desired function. 12. The synchronous clock divider reset function is available as a (SPI-programmable) overload on the SYNC input. 13. The voltage is expressed in peak-to-peak differential swing. The peak-to-peak single-ended swing is 1/2 of the differential swing. 14. The SPI interface timing is directly proportional to the ADC sample period (tS). Values above reflect multiples of a 2ns sample period, and must be scaled proportionally for lower sample rates. ADC sample clock must be running for SPI communication. 15. The SPI may operate asynchronously with respect to the ADC sample clock. Switching Specifications Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued) PARAMETER SYMBOL CONDITION MIN (Note 6) TYP MAX (Note 6) UNITS Typical Performance Curves All Typical Performance Characteristics apply under the following conditions unless otherwise noted: AVDD = OVDD = 1.8V, TA = +25°C, AIN =-2dBFS, fIN = 105MHz, fSAMPLE = 500MSPS. FIGURE 3. SNR AND SFDR vs fIN FIGURE 4. HD2 AND HD3 vs fIN FIGURE 5. SNR AND SFDR vs AIN FIGURE 6. HD2 AND HD3 vs AIN 50 55 60 65 70 75 80 85 90 95 0 100 200 300 400 500 600 700 INPUT FREQUENCY (MHz) SFDR AT 500MSPS SFDR AT 350MSPS SNR AT 500MSPS SNR AT 350MSPS -110 -105 -100 -95 -90 -85 -80 -75 -70 -65 0 100 200 300 400 500 600 700 HD2 AT 500MSPS HD2 AT 350MSPS HD3 AT 500MSPS HD3 AT 350MSPS INPUT FREQUENCY (MHz) 0 20 40 60 80 100 -60 -50 -40 -30 -20 -10 0 INPUT AMPLITUDE (dBFS) SFDR (dBFS) SNR (dBFS) SFDR (dBc) SNR (dBc) -120 -100 -80 -60 -40 -20 0 -60 -50 -40 -30 -20 -10 0 INPUT AMPLITUDE (dBFS) HD3 (dBFS) HD2 (dBFS) HD3 (dBc) HD2 (dBc) |
Số phần tương tự - ISLA214S50IR48EV1Z |
|
Mô tả tương tự - ISLA214S50IR48EV1Z |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |