công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
BU24026GU bảng dữ liệu(PDF) 3 Page - Rohm |
|
BU24026GU bảng dữ liệu(HTML) 3 Page - Rohm |
3 / 8 page 3/7 REV. B ◇3-wire serial interface Control commands are framed by 16-bit serial input (MSB first) and input through the CSB, SCLK, and SDATA pins. 4 higher-order bits specify addresses, while the remaining 12 bits specify data. Data of every bit is input through the SDATA pin, retrieved on the rising edges of SCLK. Data becomes valid in the CSB Low area. The loading timing is different in the resistor. (as shown in “Note 5,6”) Furthermore, the interface will be synchronized with the falling edges of SCLK to output the SOUT data of the 12 bits. <Register map> Address[3:0] Data[11:0] 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 ModeA[1:0] SelA[1:0] 0 Ach different output voltage[6:0] 0 0 0 1 0 0 0 0 Ach Cycle[7:0] 0 0 1 0 Ach Cycle[15:8] 1 1 1 0 0 0 APOS[1:0] 0 0 0 ASTOP 0 0 1 0 EnA RtA Ach Pulse[9:0] 0 0 1 1 Ach status[1:0] Ach operation pulse number[9:0] 0 1 0 0 ModeB[1:0] SelB[1:0] 0 Bch different output voltage [6:0] 0 1 0 1 0 0 0 0 Bch Cycle[7:0] 0 0 1 0 Bch Cycle[15:8] 1 1 1 0 0 0 BPOS[1:0] 0 0 0 BSTOP 0 1 1 0 EnB RtB Bch Pulse[9:0] 0 1 1 1 Bch status[1:0] Bch operation pulse number[9:0] 1 0 0 0 ModeC[1:0] SelC[1:0] 0 Cch different output voltage [6:0] 1 0 0 1 0 0 0 0 Cch Cycle[7:0] 0 0 1 0 Cch Cycle[15:8] 1 0 1 5_PWM_Ct[1:0] 5ch different output voltage[6:0] 1 1 0 6_PWM_Ct[1:0] 6ch different output voltage[6:0] 1 1 1 0 0 0 CPOS[1:0] 0 0 0 CSTOP 1 0 1 0 EnC RtC Cch Pulse[9:0] 1 0 1 1 Cch status[1:0] Cch operation pulse number[9:0] 1 1 0 0 0 0 Chopping[1:0] CacheM SEL56[2:0] P_CTRL CLK_DIV[2:0] 1 1 0 1 0 0 0 0 0 0 0 0 0 0 PI_CTRL1 PI_CTRL2 0 0 1 0 0 5_PULSE_CNT 5_PULSE_BASE[1:0] 0 6_PULSE_CNT 6_PULSE_BASE[1:0] 0 1 0 0 5_PULSE_COUNT[7:0] 0 1 0 1 6_PULSE_COUNT[7:0] 0 1 1 0 0 EXT_EN 0 EXT_RT EXT_NUM[3:0] 1 0 0 0 EXT_PAT1 EXT_PAT0 1 0 0 1 EXT_PAT3 EXT_PAT2 1 0 1 0 EXT_PAT5 EXT_PAT4 1 0 1 1 EXT_PAT7 EXT_PAT6 1 1 0 0 EXT_PAT9 EXT_PAT8 1 1 0 1 EXT_PAT11 EXT_PAT10 1 1 1 0 EXT_PAT13 EXT_PAT12 1 1 1 1 EXT_PAT15 EXT_PAT14 1 1 1 0 0 0 0 0 Constant current driver reference voltage adjustment 8bit DAC[7:0] 0 1 0 0 0 0 0 0 0 0 7_CTRL[1:0] 1 0 0 0 0 0 Wavefoming circuit 1 Vthh[5:0] 1 0 0 1 0 0 Wavefoming circuit 1 Vthl[5:0] 1 0 1 0 0 0 0 0 0 0 HYS3 HYS2 1 1 0 0 0 0 0 0 0 0 0 CMD_RS Addresses other than those above Setting prohibited (Note 1) The notations A, B, C in the register map correspond to Ach, Bch and Cch respectively. (Note 2) The Ach is defined as 1ch and 2ch driver output, the Bch as 3ch and 4ch driver output, and Cch as 5ch and 6ch driver output. (Note 3) After resetting (Power ON reset, and CMD_RS), “initial setting” is saved in all registers. CSB D13 D14 D9 D8 D10 D11 D5 D4 D6 D7 D1 D0 D2 D3 x D15 x D12 Address Data SCLK SDATA D9 D8 D10 D11 D5 D4 D6 D7 D1 D0 D2 D3 x SOUT Hiz Hiz |
Số phần tương tự - BU24026GU_11 |
|
Mô tả tương tự - BU24026GU_11 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |