công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

5V49EE901NLGI8 bảng dữ liệu(PDF) 7 Page - Integrated Device Technology

tên linh kiện 5V49EE901NLGI8
Giải thích chi tiết về linh kiện  EEPROM PROGRAMMABLE CLOCK GENERATOR
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  IDT [Integrated Device Technology]
Trang chủ  http://www.idt.com
Logo IDT - Integrated Device Technology

5V49EE901NLGI8 bảng dữ liệu(HTML) 7 Page - Integrated Device Technology

Back Button 5V49EE901NLGI8 Datasheet HTML 3Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 4Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 5Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 6Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 7Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 8Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 9Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 10Page - Integrated Device Technology 5V49EE901NLGI8 Datasheet HTML 11Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 35 page
background image
IDT5V49EE901
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT® EEPROM PROGRAMMABLE CLOCK GENERATOR
7
IDT5V49EE901
REV J 022310
clocks are at different frequencies, the device will always
remain on the primary clock unless it is absent for two
secondary clock cycles. The secondary clock must always
run at a frequency less than or equal to the primary clock
frequency.
R
eference Divider, Feedback Divider, and
Output Divider
Each PLL incorporates a 7-bit reference divider (D[6:0]) and
a 12-bit feedback divider (N[11:0]) that allows the user to
generate four unique non-integer-related frequencies. Each
output divide supports 8-bit output-divider (PM and Q[7:0]).
The following equation governs how the output frequency is
calculated.
Where FIN is the reference frequency, M is the total
feedback-divider value, D is the reference divider value,
ODIV is the total output-divider value, and FOUT is the
resulting output frequency.
For PLL0,
M = 2 * N + A + 1 (for A>0)
M = 2 * N (for A = 0)
For PLL1, PLL2 and PLL3,
M = N
PM and Q[6:0] are the bits used to program the 8-bit
output-dividers for outputs OUT1-6. OUT0 does not have
any output divide along its path. The 8-bit output-dividers
will bypass or divide down the output banks' frequency with
even integer values ranging from 2 to 256.
There is the option to choose between disabling the
output-divider, utilizing a div/1, a div/2, or the 7-bit Q-divider
by using the PM bit. If the output is disabled, it will be driven
High, Low or High Impedance, depending on OEM[1:0].
Each bank, except for OUT0, has a PM bit. When disabled,
no clocks will appear at the output of the divider, but will
remain powered on. The output divides selection table is
shown below.
Note that the actual 7-bit Q-divider value has a 2 added to
the integer value Q and the outputs are routed through
another div/2 block. The output divider should never be
disabled unless the output bank will never be used during
normal operation. The output frequency range for LVTTL
outputs are from 4.9KHz to 200MHz. The output frequency
for LVPECL/LVDS/HCSL outputs range from 4.9KHz to
500MHz.
Spread Spectrum Generation (PLL0)
PLL0 supports spread spectrum generation capability,
which users have the option of turning on or off. Spread
spectrum profile, frequency, and spread amplitude are fully
programmable. The programmable spread spectrum
generation parameters are TSSC[3:0], NSSC[2:0],
SS_OFFSET[5:0], SD[3:0], DITH, and X2 bits. These bits
are in the memory address from 0xAC to 0xBD for PLL0.
The spread spectrum generation on PLL0 can be
enabled/disabled using the TSSC[3:0] bits. To enable
spread spectrum, set TSSC > '0' and set NSSC[2:0],
SS_OFFSET[5:0], SD[3:0], and the A[3:0] (in the total M
value) accordingly. To disable spread spectrum generation,
set TSSC = '0'.
TSSC[3:0]
These bits are used to determine the number of
phase/frequency detector cycles per spread spectrum cycle
(ssc) steps. The modulation frequency can be calculated
with the TSSC bits in conjunction with the NSSC bits. Valid
TSSC integer values for the modulation frequency range
from 5 to 14. Values of 0 - 4 and 15 should not be used.
NSSC[2:0]
These bits are used to determine the number of
delta-encoded samples used for a single quadrant of the
spread spectrum waveform. All four quadrants of the spread
spectrum waveform are mirror images of each other. The
modulation frequency is also calculated based on the NSSC
bits in conjunction with the TSSC bits. Valid NSSC integer
F
OUT =
M
D
( )
F
IN *
ODIV
(Eq. 1)
Q[6:0]
PM
Output Divider
111 1111
0
Disabled
1/1
<111 1111
0
/2
1
/((Q[6:0] + 2) * 2)


Số phần tương tự - 5V49EE901NLGI8

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Integrated Device Techn...
5V49EE901NLGI8 IDT-5V49EE901NLGI8 Datasheet
394Kb / 36P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
logo
Renesas Technology Corp
5V49EE901NLGI8 RENESAS-5V49EE901NLGI8 Datasheet
597Kb / 37P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
More results

Mô tả tương tự - 5V49EE901NLGI8

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Integrated Device Techn...
IDT5V49EE904 IDT-IDT5V49EE904_15 Datasheet
343Kb / 29P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
logo
Renesas Technology Corp
5V49EE502 RENESAS-5V49EE502 Datasheet
914Kb / 33P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
Mar 2020
IDT5V49EE504 RENESAS-IDT5V49EE504 Datasheet
553Kb / 30P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
logo
Integrated Device Techn...
IDT5V49EE902 IDT-IDT5V49EE902 Datasheet
372Kb / 33P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
logo
Renesas Technology Corp
IDT5V49EE701 RENESAS-IDT5V49EE701 Datasheet
621Kb / 35P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
IDT5V49EE704 RENESAS-IDT5V49EE704 Datasheet
584Kb / 30P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
IDT5V49EE503 RENESAS-IDT5V49EE503 Datasheet
574Kb / 30P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
IDT5V49EE702 RENESAS-IDT5V49EE702 Datasheet
585Kb / 35P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
071015
IDT5V49EE902 RENESAS-IDT5V49EE902 Datasheet
571Kb / 34P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
2019
logo
Integrated Device Techn...
IDT5V49EE901 IDT-IDT5V49EE901_15 Datasheet
394Kb / 36P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
IDT5V49EE903 IDT-IDT5V49EE903 Datasheet
361Kb / 31P
   EEPROM PROGRAMMABLE CLOCK GENERATOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com