công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MCP4706 bảng dữ liệu(PDF) 6 Page - Microchip Technology |
|
MCP4706 bảng dữ liệu(HTML) 6 Page - Microchip Technology |
6 / 86 page MCP4706/4716/4726 DS22272A-page 6 © 2011 Microchip Technology Inc. Output Amplifier Minimum Output Volt- age VOUT(MIN) — 0.01 — V Output Amplifier’s minimum drive Maximum Output Voltage VOUT(MAX) —VDD – 0.04 — V Output Amplifier’s maximum drive Phase Margin PM — 66 — Degree (°) CL = 400 pF, RL = ∞ Slew Rate SR — 0.55 — V/µs Short Circuit Current ISC 715 24 mA Settling Time tSETTLING —6— µs Note 3 Power Down Output Disable Time Delay TPDD — 1 — µs PD1:PD0 = “00” -> ‘11’, ‘10’, or ‘01’ started from falling edge SCL at end of ACK bit. VOUT = VOUT - 10 mV. VOUT not connected. Power Down Output Enable Time Delay TPDE — 10.5 — µs PD1:PD0 = ‘11’, ‘10’, or ‘01’ -> “00” started from falling edge SCL at end of ACK bit. Volatile DAC Register = FFh, VOUT =10mV. VOUT not connected. External Reference (VREF) (Note 1) Input Range VREF 0.04 — VDD - 0.04 V Buffered Mode 0— VDD V Unbuffered Mode Input Impedance RVREF — 210 — k Ω Unbuffered Mode Input Capacitance C_REF — 29 — pF Unbuffered Mode -3 dB Bandwidth — 86.5 — kHz VREF = 2.048V ± 0.1V, VREF1:VREF0 =‘10’, G = ‘0’ —67.7— kHz VREF = 2.048V ± 0.1V, VREF1:VREF0 =‘10’, G = ‘1’ Total Harmonic Distor- tion THD — -73 — dB VREF = 2.048V ± 0.1V, VREF1:VREF0 =‘10’, G = ‘0’, Frequency = 1 kHz Dynamic Performance (Note 1) Major Code Transition Glitch — 45 — nV-s 1 LSb change around major carry (800h to 7FFh) Digital Feedthrough — <10 — nV-s ELECTRICAL CHARACTERISTICS (CONTINUED) Electrical Specifications: Unless otherwise indicated, VDD = 2.7V to 5.5V, VSS = 0V, RL = 5 kΩ from VOUT to GND, CL = 100 pF, TA = -40°C to +125°C. Typical values at +25°C. Parameters Symbol Min Typical Max Units Conditions Note 1: This parameter is ensured by design and is not 100% tested. 2: This gain error does not include offset error. See Section 2 for more details in plots. 3: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device). 4: The power-up ramp rate affects on uploading the EEPROM contents to the DAC register. It measures the rise of VDD over time. 5: This parameter is ensured by characterization, and not 100% tested. 6: The PD1:PD0 = ‘10’, and ‘11’ configurations should have the same current. 7: VDD = 5.5V. |
Số phần tương tự - MCP4706 |
|
Mô tả tương tự - MCP4706 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |