công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ISL12029IB30AZ bảng dữ liệu(PDF) 5 Page - Intersil Corporation |
|
ISL12029IB30AZ bảng dữ liệu(HTML) 5 Page - Intersil Corporation |
5 / 29 page 5 FN6206.10 December 16, 2010 Watchdog Timer/Low Voltage Reset Parameters SYMBOL PARAMETER CONDITIONS MIN (Note 16) TYP (Note 11) MAX (Note 16) UNITS NOTES tRPD VDD Detect to RESET LOW 500 ns 13 tPURST Power-Up Reset Time-Out Delay 100 250 400 ms VRVALID Minimum VDD for Valid RESET Output 1.0 V VRESET ISL12029-4.5A Reset Voltage Level 4.59 4.64 4.69 V ISL12029 Reset Voltage Level 4.33 4.38 4.43 V ISL12029-3 Reset Voltage Level 3.04 3.09 3.14 V ISL12029-2.7A Reset Voltage Level 2.87 2.92 2.97 V ISL12029-2.7 Reset Voltage Level 2.58 2.63 2.68 V tWDO Watchdog Timer Period 32.768kHz crystal between X1 and X2 1.70 1.75 1.801 s 725 750 775 ms 225 250 275 ms tRST Watchdog Timer Reset Time-Out Delay 32.768kHz crystal between X1 and X2 225 250 275 ms tRSP I2C Interface Minimum Restart Time 1.2 µs EEPROM SPECIFICATIONS EEPROM Endurance >2,000,000 Cycles EEPROM Retention Temperature ≤ +75°C 50 Years Serial Interface (I2C) Specifications - DC/AC Characteristics SYMBOL PARAMETER CONDITIONS MIN (Note 16) TYP MAX (Note 16) UNITS NOTES VIL SDA, and SCL Input Buffer LOW Voltage SBIB = 1 (Under VDD mode) -0.3 0.3 x VDD V VIH SDA, and SCL Input Buffer HIGH Voltage SBIB = 1 (Under VDD mode) 0.7 x VDD VDD + 0.3 V Hysteresis SDA and SCL Input Buffer Hysteresis SBIB = 1 (Under VDD mode) 0.05 x VDD V VOL SDA Output Buffer LOW Voltage IOL =4mA 00.4 V ILI Input Leakage Current on SCL VIN = 5.5V 0.1 10 µA ILO I/O Leakage Current on SDA VIN = 5.5V 0.1 10 µA TIMING CHARACTERISTICS fSCL SCL Frequency 400 kHz tIN Pulse Width Suppression Time at SDA and SCL Inputs Any pulse narrower than the max spec is suppressed. 50 ns tAA SCL Falling Edge to SDA Output Data Valid SCL falling edge crossing 30% of VDD, until SDA exits the 30% to 70% of VDD window. 900 ns tBUF Time the Bus Must be Free Before the Start of a New Transmission SDA crossing 70% of VDD during a STOP condition, to SDA crossing 70% of VDD during the following START condition. 1300 ns tLOW Clock LOW Time Measured at the 30% of VDD crossing. 1300 ns ISL12029, ISL12029A |
Số phần tương tự - ISL12029IB30AZ |
|
Mô tả tương tự - ISL12029IB30AZ |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |