công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD21462WBBZ3 bảng dữ liệu(PDF) 9 Page - Analog Devices

tên linh kiện AD21462WBBZ3
Giải thích chi tiết về linh kiện  SHARC Processor material that is subject to change without notice
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD21462WBBZ3 bảng dữ liệu(HTML) 9 Page - Analog Devices

Back Button AD21462WBBZ3 Datasheet HTML 5Page - Analog Devices AD21462WBBZ3 Datasheet HTML 6Page - Analog Devices AD21462WBBZ3 Datasheet HTML 7Page - Analog Devices AD21462WBBZ3 Datasheet HTML 8Page - Analog Devices AD21462WBBZ3 Datasheet HTML 9Page - Analog Devices AD21462WBBZ3 Datasheet HTML 10Page - Analog Devices AD21462WBBZ3 Datasheet HTML 11Page - Analog Devices AD21462WBBZ3 Datasheet HTML 12Page - Analog Devices AD21462WBBZ3 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 60 page
background image
ADSP-21462W/ADSP-21465W/ADSP-21467
Preliminary Technical Data
Rev. PrA
|
Page 9 of 60
|
November 2008
UART, two for the SPI interface, two for the external port, two
for DTCP (or memory-to-memory data transfer when DTCP is
not used), two for the link port, two for the FFT/FIR/IIR accel-
erators, and up to 31 DMA channels for the media local bus
interface on the ADSP-21462W and ADSP-21465W.
Programs can be downloaded to the ADSP-21462W/ADSP-
21465W/ADSP-21467 using DMA transfers. Other DMA fea-
tures include interrupt generation upon completion of DMA
transfers, and DMA chaining for automatic linked DMA
transfers.
Delay Line DMA
The ADSP-21462W/ADSP-21465W/ADSP-21467 processor
provides delay line DMA functionality. This allows processor
reads and writes to external delay line buffers (and hence to
external memory) with limited core interaction.
Scatter/Gather DMA
The ADSP-21462W/ADSP-21465W/ADSP-21467 processor
provides scatter/gather DMA functionality.
This allows processor DMA reads/writes to/from non-contin-
geous memory blocks.
Digital Applications Interface (DAI)
The digital applications interface (DAI) provides the ability to
connect various peripherals to any of the DAI pins
(DAI_P20–1).
Programs make these connections using the signal routing unit
(SRU), shown in Figure 1.
The SRU is a matrix routing unit (or group of multiplexers) that
enables the peripherals provided by the DAI to be intercon-
nected under software control. This allows easy use of the DAI
associated peripherals for a much wider variety of applications
by using a larger set of algorithms than is possible with noncon-
figurable signal paths.
The DAI also includes eight serial ports, four precision clock
generators (PCG), S/PDIF transceiver, four ASRCs, and an
input data port (IDP). The IDP provides an additional input
path to the SHARC core, configurable as either eight channels
of serial data, or a single 20-bit wide synchronous parallel data
acquisition port. Each data channel has its own DMA channel
that is independent from the processor’s serial ports.
Serial Ports
The ADSP-21462W/ADSP-21465W/ADSP-21467 features
eight synchronous serial ports that provide an inexpensive
interface to a wide variety of digital and mixed-signal peripheral
devices such as Analog Devices’ AD183x family of audio codecs,
ADCs, and DACs. The serial ports are made up of two data
lines, a clock, and frame sync. The data lines can be pro-
grammed to either transmit or receive and each data line has a
dedicated DMA channel.
Serial ports can support up to 16 transmit or 16 receive channels
of audio data when all eight SPORTs are enabled, or four full
duplex TDM streams of 128 channels per frame.
The serial ports operate at a maximum data rate of 56.25 Mbps.
Serial port data can be automatically transferred to and from
on-chip memory/external memory via dedicated DMA chan-
nels. Each of the serial ports can work in conjunction with
another serial port to provide TDM support. One SPORT pro-
vides two transmit signals while the other SPORT provides the
two receive signals. The frame sync and clock are shared.
Serial ports operate in five modes:
• Standard DSP serial mode
•Multichannel (TDM) mode
•I2S mode
•Packed I2S mode
• Left-justified sample pair mode
Left-justified sample pair mode is a mode where in each frame
sync cycle two samples of data are transmitted/received—one
sample on the high segment of the frame sync, the other on the
low segment of the frame sync. Programs have control over var-
ious attributes of this mode.
Each of the serial ports supports the left-justified sample pair
and I2S protocols (I2S is an industry-standard interface com-
monly used by audio codecs, ADCs, and DACs such as the
Analog Devices AD183x family), with two data pins, allowing
four left-justified sample pair or I2S channels (using two stereo
devices) per serial port, with a maximum of up to 32 I2S chan-
nels. The serial ports permit little-endian or big-endian
transmission formats and word lengths selectable from 3 bits to
32 bits. For the left-justified sample pair and I2S modes, data-
word lengths are selectable between 8 bits and 32 bits. Serial
ports offer selectable synchronization and transmit modes as
well as optional
μ-law or A-law companding selection on a per
channel basis. Serial port clocks and frame syncs can be inter-
nally or externally generated.
The serial ports also contain frame sync error detection logic
where the serial ports detect frame syncs that arrive early (for
example frame syncs that arrive while the transmission/recep-
tion of the previous word is occurring). All the serial ports also
share one dedicated error interrupt.
S/PDIF-Compatible Digital Audio Receiver/Transmitter
and Synchronous/Asynchronous Sample Rate Converter
The S/PDIF receiver/transmitter has no separate DMA chan-
nels. It receives audio data in serial format and converts it into a
biphase encoded signal. The serial data input to the
receiver/transmitter can be formatted as left justified, I2S or
right justified with word widths of 16, 18, 20, or 24 bits.
The serial data, clock, and frame sync inputs to the S/PDIF
receiver/transmitter are routed through the signal routing unit
(SRU). They can come from a variety of sources such as the
SPORTs, external pins, the precision clock generators (PCGs),
and are controlled by the SRU control registers.
The sample rate converter (ASRC) contains four ASRC blocks
and is the same core as that used in the AD1896 192 kHz stereo
asynchronous sample rate converter and provides up to 128 dB
SNR. The ASRC block is used to perform synchronous or asyn-


Số phần tương tự - AD21462WBBZ3

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Vanlong Technology Co.,...
AD2140F60DCA VANLONG-AD2140F60DCA Datasheet
48Kb / 1P
   Small and light size
AD2140F60HCA VANLONG-AD2140F60HCA Datasheet
48Kb / 1P
   Small and light size
logo
Analog Devices
AD21477WYCPZ1XX AD-AD21477WYCPZ1XX Datasheet
1Mb / 76P
   SHARC Processor
REV. B
AD21477WYSWZ1AXX AD-AD21477WYSWZ1AXX Datasheet
1Mb / 76P
   SHARC Processor
REV. B
AD21478WYCPZ1XX AD-AD21478WYCPZ1XX Datasheet
1Mb / 76P
   SHARC Processor
REV. B
More results

Mô tả tương tự - AD21462WBBZ3

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADSP-21469 AD-ADSP-21469 Datasheet
1Mb / 56P
   SHARC Processor material that is subject to change without notice
Rev. PrB
logo
Japan Display Inc.
LPM013M091A DATAMODUL-LPM013M091A Datasheet
3Mb / 50P
   This specification is subject to change without prior notice
logo
Hammond Manufacturing L...
1418JF9 HAMMOND-1418JF9 Datasheet
150Kb / 1P
   Data subject to change without notice
1418JL9 HAMMOND-1418JL9 Datasheet
155Kb / 1P
   Data subject to change without notice
1436A HAMMOND-1436A Datasheet
138Kb / 1P
   Data subject to change without notice
1438B HAMMOND-1438B Datasheet
153Kb / 1P
   Data subject to change without notice
1438S HAMMOND-1438S Datasheet
152Kb / 1P
   Data subject to change without notice
1418JC7 HAMMOND-1418JC7 Datasheet
154Kb / 1P
   DATA SUBJECT TO CHANGE WITHOUT NOTICE
1418JD9 HAMMOND-1418JD9 Datasheet
147Kb / 1P
   DATA SUBJECT TO CHANGE WITHOUT NOTICE
EJ444 HAMMOND-EJ444 Datasheet
134Kb / 1P
   Data subject to change without notice
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com