74LVC_LVCH16374A_7

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet

Rev. 07 — 23 March 2010

8 of 19

NXP Semiconductors

74LVC16374A; 74LVCH16374A

16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state

[1]

[2]

[3]

For non bus hold parts only (74LVC16374A).

[4]

Valid for data inputs only. Control inputs do not have a bus hold circuit.

[5]

[6]

The specified overdrive current at the data input forces the data input to the opposite logic input state.

LOW-level

output voltage

-

-

0.2

-

0.3

V

-

-

0.4

-

0.6

V

-

-

0.55

-

0.8

V

input leakage

current

[2]

-

±0.1

±5-

±20

μA

OFF-state

output current

[2]

-

±0.1

±5-

±20

μA

power-off

leakage current

-

±0.1

±10

-

±20

μA

supply current

-0.1

20

-

80

μA

ΔI

CC

additional

supply current

per input pin;

[3]

-

5

500

-

5000

μA

input

capacitance

-5.0

-

-

-

pF

bus hold LOW

current

[4][5]

75

-

-

60

-

μA

bus hold HIGH

current

[4][5]

−75

-

-

−60

-

μA

bus hold LOW

overdrive

current

[4][6]

500

-

-

500

-

μA

bus hold HIGH

overdrive

current

[4][6]

−500

-

-

−500

-

μA

Table 6.

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol Parameter

Conditions

−40 °C to +85 °C

−40 °C to +125 °C

Unit

Min

Max

Min

Max