công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADCLK944BCPZ-WP bảng dữ liệu(PDF) 10 Page - Analog Devices

tên linh kiện ADCLK944BCPZ-WP
Giải thích chi tiết về linh kiện  2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADCLK944BCPZ-WP bảng dữ liệu(HTML) 10 Page - Analog Devices

Back Button ADCLK944BCPZ-WP Datasheet HTML 4Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 5Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 6Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 7Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 8Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 9Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 10Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 11Page - Analog Devices ADCLK944BCPZ-WP Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
ADCLK944
Rev. 0 | Page 10 of 12
PCB LAYOUT CONSIDERATIONS
The ADCLK944 buffer is designed for very high speed applica-
tions. Consequently, high speed design techniques must be used
to achieve the specified performance. It is critically important to
use low impedance supply planes for both the negative supply
(VEE) and the positive supply (VCC) planes as part of a multilayer
board. Providing the lowest inductance return path for switching
currents ensures the best possible performance in the target
application.
The following references to the ground plane assume that the VEE
power plane is grounded for LVPECL operation. Note that, for
ECL operation, the VCC power plane becomes the ground plane.
It is also important to adequately bypass the input and output
supplies. Place a 1 μF electrolytic bypass capacitor within several
inches of each VCC power supply pin to the ground plane. In
addition, place multiple high quality 0.001 μF bypass capacitors
as close as possible to each VCC supply pin, and connect the
capacitors to the ground plane with redundant vias. Select high
frequency bypass capacitors for minimum inductance and ESR.
To improve the effectiveness of the bypass at high frequencies,
minimize parasitic layout inductance. Also, avoid discontinuities
along input and output transmission lines; such discontinuities
can affect jitter performance.
In a 50 Ω environment, input and output matching have a signif-
icant impact on performance. The buffer provides internal 50 Ω
termination resistors for both the CLK and CLK inputs. Normally,
the return side is connected to the reference pin that is provided.
Bypass the termination potential using ceramic capacitors to
prevent undesired aberrations on the input signal due to parasitic
inductance in the termination return path. If the inputs are dc-
coupled to a source, take care to ensure that the pins are within
the rated input differential and common-mode voltage ranges.
If the return is floated, the device exhibits a 100 Ω cross-termi-
nation, but the source must then control the common-mode
voltage and supply the input bias currents.
ESD/clamp diodes between the input pins prevent the application
from developing excessive offsets to the input transistors. ESD
diodes are not optimized for best ac performance. When a clamp
is required, it is recommended that appropriate external diodes
be used.
Exposed Metal Paddle
The exposed metal paddle on the ADCLK944 package is both an
electrical connection and a thermal enhancement. For the device
to function properly, the paddle must be properly attached to
the VEE pins.
When properly mounted, the ADCLK944 also dissipates heat
through its exposed paddle. The PCB acts as a heat sink for the
ADCLK944. The PCB attachment must provide a good thermal
path to a larger heat dissipation area. This requires a grid of vias
from the top layer of the PCB down to the VEE power plane (see
Figure 17). The ADCLK944 evaluation board (ADCLK944/PCBZ)
provides an example of how to attach the part to the PCB.
VIAS TO VEE POWER
PLANE
Figure 17. PCB Land for Attaching Exposed Paddle


Số phần tương tự - ADCLK944BCPZ-WP

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
ADCLK946 AD-ADCLK946 Datasheet
476Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
ADCLK946 AD-ADCLK946 Datasheet
335Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946/PCBZ AD-ADCLK946/PCBZ Datasheet
476Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
ADCLK946BCPZ AD-ADCLK946BCPZ Datasheet
476Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
ADCLK946BCPZ AD-ADCLK946BCPZ Datasheet
335Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
More results

Mô tả tương tự - ADCLK944BCPZ-WP

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Integrated Device Techn...
8T73S208B-01 IDT-8T73S208B-01 Datasheet
508Kb / 22P
   2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
logo
Renesas Technology Corp
8T73S208 RENESAS-8T73S208 Datasheet
837Kb / 23P
   2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
June 15, 2016
logo
Integrated Device Techn...
8T73S208 IDT-8T73S208_16 Datasheet
532Kb / 22P
   2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
logo
Renesas Technology Corp
8T73S208B-01 RENESAS-8T73S208B-01 Datasheet
590Kb / 19P
   2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
April 8, 2020
logo
Analog Devices
ADCLK946 AD-ADCLK946_17 Datasheet
335Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK946 AD-ADCLK946 Datasheet
476Kb / 12P
   Six LVPECL Outputs, SiGe Clock Fanout Buffer
REV. 0
logo
Renesas Technology Corp
MPC9456 RENESAS-MPC9456 Datasheet
451Kb / 14P
   2.5 V and 3.3 V LVCMOS Clock Fanout Buffer
2019
logo
Freescale Semiconductor...
MPC9446 FREESCALE-MPC9446 Datasheet
330Kb / 12P
   2.5 V and 3.3 V LVCMOS Clock Fanout Buffer
logo
Renesas Technology Corp
MPC9448 RENESAS-MPC9448 Datasheet
393Kb / 14P
   3.3 V/2.5 V LVCMOS 1:12 Clock Fanout Buffer
2019
logo
ON Semiconductor
NB3L553 ONSEMI-NB3L553 Datasheet
74Kb / 6P
   2.5 V / 3.3 V / 5.0 V 1:4 Clock Fanout Buffer
March, 2006 ??Rev. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com