74ABT827_3

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2010. All rights reserved.

Product data sheet

Rev. 03 — 24 February 2010

3 of 14

NXP Semiconductors

74ABT827

10-bit buffer/line driver; non-inverting; 3-state

5.

Pinning information

5.1 Pinning

5.2 Pin description

6.

Functional description

6.1 Function table

[1]

H = HIGH voltage level;

L = LOW voltage level;

X = don t care;

Z = high-impedance OFF-state.

Fig 4.

Pin configuration

74ABT827

OE0

A0

Y0

A1

Y1

A2

Y2

A3

Y3

A4

Y4

A5

Y5

A6

Y6

A7

Y7

A8

Y8

A9

Y9

GND

OE1

001aae884

1

2

3

4

5

6

7

8

9

10

11

12

14

13

16

15

18

17

20

19

22

21

24

23

Table 2.

Pin description

Symbol

Pin

Description

OE0

1

output enable input (active LOW)

A0 to A9

2, 3, 4, 5, 6, 7, 8, 9, 10, 11

data input

GND

12

ground (0 V)

OE1

13

output enable input (active LOW)

Y0 to Y9

23, 22, 21, 20, 19, 18, 17, 16, 15, 14

data output

24

supply voltage

Table 3.

Function table[1]

Inputs

Output

Operating mode

OEn

An

Yn

LLLtransparent

L

H

H

transparent

H

X

Z

high-impedance