công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD7191BRUZ-REEL bảng dữ liệu(PDF) 6 Page - Analog Devices |
|
AD7191BRUZ-REEL bảng dữ liệu(HTML) 6 Page - Analog Devices |
6 / 20 page AD7191 Rev. A | Page 6 of 20 TIMING CHARACTERISTICS AVDD = 3 V to 5.25 V; DVDD = 2.7 V to 5.25 V; AGND = DGND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted. Table 2. Parameter1, 2 Limit at TMIN, TMAX (B Version) Unit Conditions/Comments t3 100 ns min SCLK high pulse width t4 100 ns min SCLK low pulse width Read Operation t1 0 ns min PDOWN falling edge to DOUT/RDY active time 60 ns max DVDD = 4.75 V to 5.25 V 80 ns max DVDD = 2.7 V to 3.6 V t23 0 ns min SCLK active edge to data valid delay4 60 ns max DVDD = 4.75 V to 5.25 V 80 ns max DVDD = 2.7 V to 3.6 V t55, 6 10 ns min Bus relinquish time after PDOWN inactive edge 80 ns max t6 0 ns min SCLK inactive edge to PDOWN inactive edge t7 10 ns min SCLK inactive edge to DOUT/RDY high 1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V. 2 See Figure 3. 3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits. 4 The SCLK active edge is the falling edge of SCLK. 5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances. 6 RDY returns high after a read of the ADC. The digital word can be read only once. ISINK (1.6mA WITH DVDD = 5V, 100µA WITH DVDD = 3V) ISOURCE (200µA WITH DVDD = 5V, 100µA WITH DVDD = 3V) 1.6V TO OUTPUT PIN 50pF Figure 2. Load Circuit for Timing Characterization TIMING DIAGRAM t1 t3 t2 t7 t6 t5 t4 PDOWN (I) NOTES 1. I = INPUT, O = OUTPUT DOUT/RDY (O) SCLK (I) Figure 3. Read Cycle Timing Diagram |
Số phần tương tự - AD7191BRUZ-REEL |
|
Mô tả tương tự - AD7191BRUZ-REEL |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |