công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STC3500 bảng dữ liệu(PDF) 1 Page - Connor-Winfield Corporation |
|
STC3500 bảng dữ liệu(HTML) 1 Page - Connor-Winfield Corporation |
1 / 48 page Description The STC3500 is an integrated single chip solution for the Synchronous Timing Source in SONET/SDH network elements. The device generates four synchronous clocks, including BITS, and is fully compliant with Telcordia GR-1244-CORE, GR-253-CORE and ITU-T G.812/G.813. The STC3500 can operate in Free Run, locked or Hold Over mode. In the Free Run mode, it locks on an OCXO or TCXO. In the locked mode, it locks on one of 8 input reference clocks. The frequency of each input reference clock can be user selected or automatically detected by the device. The active reference can be automatically selected by the device based on a priority table or manually controlled by the user. All reference switches are hit-less. In Hold Over mode, the device generates outputs based on the frequency history of the last locked reference. The STC3500 supports the Master or Slave mode of operation for redundant designs. In master mode, the device operates in Free Run, locked or Hold Over. In slave mode, the output clocks are locked to the master’s primary Sync_Clk or 8 kHz synchronous clock output and are phase offset adjustable. Parallel or serial bus interfaces are provided to access STC3500 internal control and status registers. Major operations can be performed from either the bus interface or external hardwire pins. STC3500 INTEGRATED - STRATUM 3 TIMING SOURCE 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630- 851- 4722 Fax: 630- 851- 5040 www.conwin.com Features • Complies with Telcordia GR-1244-CORE, GR-253-CORE, and ITU-T G.812/G.813 • Supports Master/Slave operation • Supports Free Run, Locked, and Hold Over modes • Accepts 8 reference inputs from 8 kHz to 77.76 MHz and one 8 kHz cross reference • Continuous input reference quality monitoring • Input reference frequencies are automatically detected • Automatic or manual selection for active reference • Supports hardwire pins to select active reference • Four output signals: one selectable up to 155.52 MHz, one fixed at 8 kHz, one multi- frame sync fixed at 2 kHz, and 1.544 MHz or 2.048 MHz BITS output • Output phase is adjustable in slave mode • Frequency ramp control during reference switching • Hit-less reference switching • Configurable bandwidth filter • Supports SPI and 8-bit parallel bus interface • IEEE 1149.1 JTAG boundary scan • Available in FBGA144 package Functional Block Diagram OCXO/TCXO VCXO Sync_Clk DAC Sync_8K STC3500 EEPROM DPLL APLL Reference Input Monitor Bus Interface 12.8 MHz LOS LOL Hold_Avail Reference Selection Control Mode Reference Priority, Revertivity and Mask Table 8 4 Xref Ref1-8 Reset HM_Ref M/S Sel0-3 INTR CS ALE/SCLK RW/SDI RDY/SDO AD0-7 8 3 3 BITS_Clk Sync_2K Bmode BITS_Sel VC_Sel Dmode Bulletin TM060 Page 1 of 48 Revision P06 Date 22 NOV 04 |
Số phần tương tự - STC3500 |
|
Mô tả tương tự - STC3500 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |