công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SM3-038.88M bảng dữ liệu(PDF) 6 Page - Connor-Winfield Corporation

tên linh kiện SM3-038.88M
Giải thích chi tiết về linh kiện  ULTRA MINIATURE STRATUM 3 MODULE
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CONNOR-WINFIELD [Connor-Winfield Corporation]
Trang chủ  http://www.conwin.com
Logo CONNOR-WINFIELD - Connor-Winfield Corporation

SM3-038.88M bảng dữ liệu(HTML) 6 Page - Connor-Winfield Corporation

Back Button SM3-038.88M Datasheet HTML 2Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 3Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 4Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 5Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 6Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 7Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 8Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 9Page - Connor-Winfield Corporation SM3-038.88M Datasheet HTML 10Page - Connor-Winfield Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 36 page
background image
Data Sheet #: TM052
Page 6 of 36
Rev: 03
Date: 11/07/08
© Copyright 2008 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice
The SM3 can accept up to 4 external references from 8 kHz to 77.76 MHz and each is monitored for signal presence and frequency
offset. Additionally, a cross-couple reference input is provided for master/slave operation. Reference selection may be manual or
automatic, according to pre-programmed priorities. All reference switches are performed in a hitless manner, and frequency ramp
controls ensure smooth output signal transitions. When references are switched, the device provides an automatic phase build-out to
minimize phase transitions in the output clocks.
Three output signals are provided, the first up to 77.76 MHz , the second fixed at 8 kHz for use as a Frame Sync signal as well as a
cross-couple reference for master/slave operation. The third output is a BITS clock, selectable as either 1.544 MHz or 2.048 MHz.
Device operation may be in Free Run, locked, or Hold Over modes. In Free Run, the clock frequencies are simply determined by the
accuracy of the calibrated internal clock. In locked mode, the SM3 phase locks to the selected input reference. While locked, a frequency
history is accumulated. In Hold Over mode, the output frequencies are generated according to this history.
The Digital Phase Locked Loop provides the critical filtering and frequency/phase control that meet or exceed all requirements in
critical jitter and accuracy performance parameters. Filter bandwidth may be configured to suit applications requirements.
Control functions are provided via standard SPI bus register interface. Register access provides visibility into a variety of registered
information as well as providing extensive programmable control capability.
Operating Modes:The SM3 Operates in Either Free Run, Locked, or Hold Over Mode:
Free Run – In Free Run mode, Output 1, M/S Output, and BITS_Clk, the output clocks, are determined directly from and have the
accuracy of the calibrated free running internal clock. Reference inputs continue to be monitored for signal presence and frequency
offset, but are not used to synchronize the outputs.
Locked – The Output 1, M/S Output, and BITS_Clk, outputs are phase locked and track the selected input reference. Upon entering
the Locked mode, the device begins an acquisition process that includes reference qualification and frequency slew rate limiting, if
needed. Once satisfactory lock is achieved, the “Locked” bit is set in the DPLL_Status register, and a compilation of the frequency history
of the selected reference is started. When a usable Hold Over history has been established, the Hold_Good pin is set, and the “Hold
Over Available” bit is set in the DPLL_Status register.
Phase comparison and phase lock loop filtering operations in the SM3 are completely digital. As a result, device and loop behavior
are entirely predictable, repeatable, and extremely accurate. Carefully designed and proven algorithms and techniques ensure
completely hit-less reference switches, operational mode changes, and master/slave switches.
Basic loop bandwidth is programmable from .025 Hz to 1.6 Hz, giving the user a wide range of control over the system response.
When a new reference is acquired, maximum frequency slew limits ensure smooth frequency changes. Once lock is achieved, (<100
seconds for stratum 3), the “Locked” bit is set. If the SM3 is unable to maintain lock, Loss of Lock (LOL) is asserted. All transitions
between locked, Hold Over and Free Run modes are performed with minimal phase events and smooth frequency and phase transitions.
Reference phase hits or phase differences encountered when switching references (or when entering locked mode) are nulled out
with an automatic phase build-out function, with a residual phase error of less than 1ns.
Hold Over – Upon entering Hold Over mode, the Output 1, M/S Output, and BITS_Clk, outputs are determined from the Hold Over
history established for the last selected reference. Output frequency is determined by a weighted average of the Hold Over history, and
accuracy is determined by the internal clock. Hold Over mode may be entered manually or automatically. Automatic entry into Hold Over
mode occurs when operating in the automatic mode, the reference is lost, and no other valid reference exists. The transfer into and out of
Hold Over mode is designed to be smooth and free of hits. The frequency slew is also limited to a maximum of ±2 ppm/sec.
The history accumulation algorithm uses a first order frequency difference filtering algorithm. Typical holdover accumulation takes
about 15 minutes. When a usable holdover history has been established, the Hold_Good pin is set, and the “Holdover Available” bit is set
in the DPLL_Status register. The holdover history continues to be updated after “Holdover Avaialble” is declared.
The algorithm accumulates the holdover history only when it has locked to either an external reference in Master operation or the M/S
REF clock in Slave operation, starting 15 minutes after power up. Tracking will be suspended automatically when switching to a new
reference and in Hold Over or Free Run mode. A set of registers allows the application to control a holdover history maintenance policy,
enabling either a re-build or continuance of the history when a reference switch occurs.
Detailed Description


Số phần tương tự - SM3-038.88M

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Connor-Winfield Corpora...
SM3-8RG5 CONNOR-WINFIELD-SM3-8RG5 Datasheet
616Kb / 32P
   8 REFERENCE STRATUM 3 MODULE
logo
List of Unclassifed Man...
SM3-9WE ETC2-SM3-9WE Datasheet
124Kb / 4P
   Cable Marker
logo
Connor-Winfield Corpora...
SM3-ITG CONNOR-WINFIELD-SM3-ITG Datasheet
667Kb / 32P
   ULTRA MINIATURE STRATUM 3 MODULE
More results

Mô tả tương tự - SM3-038.88M

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Connor-Winfield Corpora...
SM3G CONNOR-WINFIELD-SM3G Datasheet
1Mb / 36P
   ULTRA MINIATURE STRATUM 3 MODULE
SM3-ITG CONNOR-WINFIELD-SM3-ITG Datasheet
667Kb / 32P
   ULTRA MINIATURE STRATUM 3 MODULE
SM3E CONNOR-WINFIELD-SM3E Datasheet
389Kb / 36P
   ULTRA MINIATURE STRATUM 3E MODULE
SM3E CONNOR-WINFIELD-SM3E_15 Datasheet
981Kb / 36P
   ULTRA MINIATURE STRATUM 3E MODULE
logo
EUROQUARTZ limited
YH1440 EUROQUARTZ-YH1440 Datasheet
84Kb / 1P
   Miniature Package - Stratum 3 Compliant
logo
Connor-Winfield Corpora...
MSTM-S3-IT3-19.44M CONNOR-WINFIELD-MSTM-S3-IT3-19.44M Datasheet
1Mb / 16P
   Stratum 3 Timing Module
MSTM-S3-T2F1 CONNOR-WINFIELD-MSTM-S3-T2F1 Datasheet
884Kb / 16P
   Stratum 3 Timing Module
STL-S3 CONNOR-WINFIELD-STL-S3 Datasheet
1Mb / 24P
   Stratum 3 Timing Module
MSTM-S3-TR CONNOR-WINFIELD-MSTM-S3-TR Datasheet
1Mb / 16P
   Stratum 3 Timing Module
MSTM-S3-IT3 CONNOR-WINFIELD-MSTM-S3-IT3 Datasheet
1Mb / 16P
   Stratum 3 Timing Module
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com