công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SN74V225-15PAG bảng dữ liệu(PDF) 1 Page - Texas Instruments

tên linh kiện SN74V225-15PAG
Giải thích chi tiết về linh kiện  512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

SN74V225-15PAG bảng dữ liệu(HTML) 1 Page - Texas Instruments

  SN74V225-15PAG Datasheet HTML 1Page - Texas Instruments SN74V225-15PAG Datasheet HTML 2Page - Texas Instruments SN74V225-15PAG Datasheet HTML 3Page - Texas Instruments SN74V225-15PAG Datasheet HTML 4Page - Texas Instruments SN74V225-15PAG Datasheet HTML 5Page - Texas Instruments SN74V225-15PAG Datasheet HTML 6Page - Texas Instruments SN74V225-15PAG Datasheet HTML 7Page - Texas Instruments SN74V225-15PAG Datasheet HTML 8Page - Texas Instruments SN74V225-15PAG Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 43 page
background image
SN74V215, SN74V225, SN74V235, SN74V245
512
× 18, 1024 × 18, 2048 × 18, 4096 × 18
DSP-SYNC
 FIRST-IN, FIRST-OUT MEMORIES
SCAS636E – APRIL 2000 – REVISED SEPTEMBER 2002
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D 512 × 18-Bit Organization Array (SN74V215)
D 1024 × 18-Bit Organization Array
(SN74V225)
D 2048 × 18-Bit Organization Array
(SN74V235)
D 4096 × 18-Bit Organization Array
(SN74V245)
D 7.5-ns Read/Write Cycle Time
D 3.3-V VCC, 5-V Input Tolerant
D First-Word or Standard Fall-Through
Timing
D Single or Double Register-Buffered Empty
and Full Flags
D Easily Expandable in Depth and Width
D Asynchronous or Coincident Read and
Write Clocks
D Asynchronous or Synchronous
Programmable Almost-Empty and
Almost-Full Flags With Default Settings
D Half-Full Flag Capability
D Output Enable Puts Output Data Bus in
High-Impedance State
D High-Performance Submicron CMOS
Technology
D Packaged in 64-Pin Thin Quad Flat Package
D DSP and Microprocessor Interface Control
Logic
D Provide a DSP Glueless Interface to Texas
Instruments TMS320
 DSPs
description
The SN74V215, SN74V225, SN74V235, and SN74V245 are very high-speed, low-power CMOS clocked first-in
first-out (FIFO) memories. They support clock frequencies up to 133 MHz and have read-access times as fast
as 5 ns. These DSP-Sync
 FIFO memories feature read and write controls for use in applications such as
DSP-to-processor communication, DSP-to-analog front end (AFE) buffering, network, video, and data
communications.
These are synchronous FIFOs, which means each port employs a synchronous interface. All data transfers
through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals.
The continuous clocks for each port are independent of one another and can be asynchronous or coincident.
The enables for each port are arranged to provide a simple interface between DSPs, microprocessors, and/or
buses controlled by a synchronous interface. An output-enable (OE) input controls the 3-state output.
The synchronous FIFOs have two fixed flags, empty flag/output ready (EF/OR) and full flag/input ready (FF/IR),
and two programmable flags, almost-empty (PAE) and almost-full (PAF). The offset loading of the
programmable flags is controlled by a simple state machine, and is initiated by asserting the load pin (LD). A
half-full flag (HF) is available when the FIFO is used in a single-device configuration.
Two timing modes of operation are possible with these devices: first-word fall-through (FWFT) mode and
standard mode.
In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three
transitions of the RCLK signal. A read enable (REN) does not have to be asserted for accessing the first word.
In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a
specific read operation is performed. A read operation, which consists of activating REN and enabling a rising
RCLK edge, shifts the word from internal memory to the data output lines.
These devices are depth expandable, using a daisy-chain technique or FWFT mode. The XI and XO pins are
used to expand the FIFOs. In depth-expansion configuration, first load (FL) is grounded on the first device and
set to high for all other devices in the daisy chain.
The SN74V215, SN74V225, SN74V235, and SN74V245 are characterized for operation from 0
°C to 70°C.
Copyright
 2002, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DSP-SYNC and TMS320 are trademarks of Texas Instruments.


Số phần tương tự - SN74V225-15PAG

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74V225-15PAG TI-SN74V225-15PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
More results

Mô tả tương tự - SN74V225-15PAG

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74V215 TI-SN74V215_06 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
logo
Integrated Device Techn...
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
logo
Sharp Corporation
LH540235 SHARP-LH540235 Datasheet
369Kb / 46P
   2048 x 18 / 4096 x 18 Synchronous FIFOs
logo
Texas Instruments
SN74ACT7814-40DL TI1-SN74ACT7814-40DL Datasheet
525Kb / 16P
[Old version datasheet]   64 x 18 STROBED FIRST-IN, FIRST-OUT MEMORY
logo
Sharp Corporation
LH540215 SHARP-LH540215 Datasheet
423Kb / 48P
   512 x 18 / 1024 x 18 Synchronous FIFO
logo
Integrated Device Techn...
IDT72511 IDT-IDT72511 Datasheet
434Kb / 28P
   PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
logo
Texas Instruments
SN74ALVC7804 TI-SN74ALVC7804 Datasheet
150Kb / 11P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7804 TI-SN74ALVC7804_07 Datasheet
241Kb / 13P
[Old version datasheet]   512 횞 18 FIRST-IN, FIRST-OUT MEMORY
logo
Integrated Device Techn...
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com