công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STPCE1HEBI bảng dữ liệu(PDF) 8 Page - STMicroelectronics |
|
STPCE1HEBI bảng dữ liệu(HTML) 8 Page - STMicroelectronics |
8 / 87 page GENERAL DESCRIPTION 8/87 Release 1.3 - January 29, 2002 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. 1.4. CLOCK TREE The STPC Elite integrates many features and generates all its clocks from a single 14MHz oscillator. This results in multiple clock domains as described in Figure 1-2. The speed of the PLLs is either fixed (DEVCLK), either programmable by strap option (HCLK) either programmable by software (GPCLK, MCLK). When in synchronized mode, MCLK speed is fixed to HCLKO speed and HCLKI is generated from MCLKI. Figure 1-2. STPC Elite clock architecture IPC SDRAM controller North Bridge 14.31818 MHz XTALO XTALI OSC14M ISACLK 1/4 GPCLK GPCLK PLL (14MHz) 1/2 HCLK PLL PCICLKI PCICLKO South Bridge 1/2 1/3 HCLK MCLK PLL MCLKI MCLKO CPU x1 x2 Local Bus Host ISA HCLKI HCLKO |
Số phần tương tự - STPCE1HEBI |
|
Mô tả tương tự - STPCE1HEBI |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |