công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STLVD210 bảng dữ liệu(PDF) 5 Page - STMicroelectronics |
|
STLVD210 bảng dữ liệu(HTML) 5 Page - STMicroelectronics |
5 / 9 page STLVD210 5/9 LVDS TIMING CHARACTERISTICS (TA = -40 to 85 °C, VCC = 2.5V ± 5%, unless otherwise noted. Typical values are at TA = 25°C) (Note 1) NOTE 1: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. SPECIFICATION OF CONTROL REGISTER The STLVD210 is provided with a 11 bit shift register with a Serial In and a Control Register. The purpose is to enable or power of each output clock channel. The STLVD210 provides two working modality: PROGRAMMED MODE (EN=1) The shift register have a serial input to load the working configuration. Once the configuration is loaded with 11-clock pulse, another clock pulse loads the configuration into the control register. The first bit on the serial input line enables the outputs Qb4 and Qb4, the second bit enables the outputs Qb3 and Qb3 and so on. The last bit is the fewer significations. To restart the configuration of the shift register a reset of the state machine must be done with a clock pulse on CK and the EN set to Low. The control register can be configured on time after each reset. STANDARD MODE (EN=0) In Standard Mode the STLVD210 isn’t programmable, all the clock outputs are enabled. TRUTH TABLE OF STATE MACHINE INPUTS SERIAL INPUT SEQUENCE Symbol Parameter Test Conditions Value Unit Min. Typ. Max. tTLH Transition Time Low to High RL = 100 Ω,CL = 5 pF 220 300 ps tTHL Transition Time High to Low 220 300 ps tPHL, tPLH Propagation Delay to Output 2 2.5 ns fMAX Maximum Input Frequency 700 900 MHz tSKEW Bank Skew 50 ps Part-to-Part Skew 100 Pulse Skew 60 EN SI CK OUTPUT L X X All Outputs Enable HL First stage stores "L", other stages store the data of previous stage HH First stage stores "H", other stages store the data of previous stage LX Reset of the state machine, Shift register and Control Register BIT#10 BIT#9 BIT#8 BIT#7 BIT#6 BIT#5 BIT#4 BIT#3 BIT#2 BIT#1 BIT#0 N.A. Qa0 Qa1 Qa2 Qa3 Qa4 Qb0 Qb1 Qb2 Qb3 Qb4 |
Số phần tương tự - STLVD210 |
|
Mô tả tương tự - STLVD210 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |