công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LMX1600 bảng dữ liệu(PDF) 6 Page - National Semiconductor (TI) |
|
|
LMX1600 bảng dữ liệu(HTML) 6 Page - National Semiconductor (TI) |
6 / 17 page 1.0 Functional Description The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthe- sizer such as the National Semiconductor LMX1600/01/02, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, cur- rent mode charge pump, as well as programmable reference [R], and feedback [N] frequency dividers. The VCO fre- quency is established by dividing the crystal reference signal down via the R counter to obtain the comparison frequency. This reference signal, fr, is then presented to the input of a phase/frequency detector and compared with another signal, fp, the feedback signal, which was obtained by dividing the VCO frequency down using the N counter. The phase/ frequency detector’s current source outputs pump charge into the loop filter, which then converts the charge into the VCO’s control voltage. The phase/frequency comparator’s function is to adjust the voltage presented to the VCO until the feedback signal’s frequency (and phase) match that of the reference signal. When this “phase-locked” condition exists, the VCO’s frequency will be N times that of the comparison frequency, where N is the divider ratio. 1.1 REFERENCE OSCILLATOR INPUTS The reference oscillator frequency for the Main and Aux PLL’s is provided by either an external reference through the OSC IN pin with the OSCOUT pin not connected or connected to a 30 pF capacitor to ground in Logic Mode, or an external crystal resonator across the OSC IN and OSCOUT pins in Crystal Mode (See Programming Description 2.5.3). The OSC IN input can operate to 40 MHz in Logic Mode or to 20 MHz in Crystal Mode with an input sensitivity of 0.5 V PP. The OSC IN pin drives the Main and Aux R counters. The inputs have a ∼ 1.2V input threshold and can be driven from an external CMOS or TTL logic gate. The OSC IN pin is typically connected to the output of a Temperature Compensated Crystal Oscillator (TCXO). 1.2 REFERENCE DIVIDERS (R COUNTERS) The Main and Aux R Counters are clocked through the oscillator block in common. The maximum frequency is 40 MHz in Logic Mode or 20 MHz in crystal Mode. Both R Counters are 12-bit CMOS counters with a divide range from 2 to 4,095. (See Programming Description 2.2) 1.3 FEEDBACK DIVIDERS (N COUNTERS) The Main and Aux N Counters are clocked by the small signal fin Main and fin Aux input pins respectively. These inputs should be AC coupled through external capacitors. The Main N counter has an 16-bit equivalent integer divisor configured as a 5-bit A Counter and an 11-bit B Counter offering a continuous divide range from 992 to 65,535 (2 GHz option) or a 4-bit A Counter and a 12-bit B Counter offering a continuous divide range from 240 to 65,535 (1.1 GHz option). The Main N divider incorporates a 32/33 dual modulus prescaler capable of operation from 200 MHz to 2.0 GHz or a 16/17 dual modulus prescaler capable of operation from 100 MHz to 1.1 GHz. The Aux N divider operates from 100 MHz to 1.1 GHz with a 16/17 prescaler or from 40 MHz to 500 MHz with a 8/9 prescaler. The Aux N counter is a 16-bit integer divider fully programmable from 240 to 65,535 over the frequency range of 100 MHz to 1.1 GHz or from 56 to 32,767 over the frequency range of 40 MHz to 550 MHz. The Aux N counter is configured as a 4-bit A Counter and a 12-bit B Counter. These inputs should be AC coupled through external capaci- tors. (See Programming Description 2.3) 1.3.1 Prescalers The RF input to the prescalers consists of the fin pins which are one of two complimentary inputs to a differential pair amplifier. The complimentary inputs are internally coupled to ground with a 10 pF capacitor and not brought out to a pin. The input buffer drives the A counter’s ECL D-type flip flops in a dual modulus configuration. A 32/33 for 2.0 GHz option, 16/17 for 1.1 GHz option, or 8/9 for 500 MHz option prescale ratio is provided for the LMX1600/01/02. The prescaler clocks the subsequent CMOS flip-flop chain comprising the fully programmable A and B counters. 1.4 PHASE/FREQUENCY DETECTOR The Main and Aux phase(/frequency) detectors are driven from their respective N and R counter outputs. The maxi- mum frequency at the phase detector inputs is 10 MHz (unless limited by the minimum continuous divide ratio of the multi modulus prescalers). The phase detector outputs con- trol the charge pumps. The polarity of the pump-up or pump- down control is programmed using Main_PD_Pol or Aux_PD_Pol depending on whether Main or Aux VCO char- acteristics are positive or negative. (See Programming De- scription 2.4) The phase detector also receives a feedback signal from the charge pump in order to eliminate dead zone. 1.5 CHARGE PUMP The phase detector’s current source outputs pump charge into an external loop filter, which then converts the charge into the VCO’s control voltage. The charge pumps steer the charge pump output, CPo, to V CC (pump-up) or ground (pump-down). When locked, CPo is primarily in a TRI- STATE mode with small corrections. The charge pump out- put current magnitude can be selected as 160 µA or 1600 µA using bits AUX_CP_GAIN and MAIN_CP_GAIN as shown in Programming Description 2.4. 1.6 MICROWIRE SERIAL INTERFACE The programmable functions are accessed through the MI- CROWIRE serial interface. The interface is made of 3 func- tions: clock, data, and latch enable (LE). Serial data for the various counters is clocked in from data on the rising edge of clock, into the 18-bit shift register. Data is entered MSB first. The last two bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the 4 appropriate latches (selected by address bits). Data is loaded from the latch to the counter when counter reaches to zero. A complete programming descrip- tion is included in the following sections. 1.7 FoLD MULTIFUNCTION OUTPUT The LMX1600/01/02 programmable output pin (FoLD) can deliver the internal counter outputs, digital lock detects, or CMOS high/low levels. 1.7.1 Lock Detect A digital filtered lock detect function is included with each phase detector through an internal digital filter to produce a logic level output available on the Fo/LD output pin, if se- lected. The lock detect output is high when the error between the phase detector inputs is less than 15 ns for 4 consecutive www.national.com 6 |
Số phần tương tự - LMX1600 |
|
Mô tả tương tự - LMX1600 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |