công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD9913BCPZ1 bảng dữ liệu(PDF) 6 Page - Analog Devices |
|
AD9913BCPZ1 bảng dữ liệu(HTML) 6 Page - Analog Devices |
6 / 32 page AD9913 Rev. 0 | Page 6 of 32 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS PIN 1 INDICATOR 1 PS2/ADR5/D5 2 PS1/ADR4/D4 3 PS0/ADR3/D3 4 DVDD 5 DGND 6 ADR2/D2 7 ADR1/D1 8 ADR0/D0 24 RSET 23 AGND 22 AVDD 21 AGND 20 IOUT 19 IOUT 18 AGND 17 AVDD TOP VIEW (Not to Scale) AD9913 Figure 3. Pin Configuration Table 3. Pin Function Descriptions Pin No. Mnemonic I/O Description 1 PS2/ADR5/D5 I/O Multipurpose pin: Profile Select Pin (PS2) in Direct Switch Mode, Parallel Port Address Line (ADR5), and Data Line (D5) to program registers. 2 PS1/ADR4/D4 I/O Multipurpose pin: Profile Select Pin (PS1) in Direct Switch Mode or Linear Sweeping Mode, Parallel Port Address Line (ADR4), and Data Line (D4) to program registers. 3 PS0/ADR3/D3 I/O Multipurpose pin: Profile Select Pin (PS0) in Direct Switch Mode or Linear Sweeping Mode, Parallel Port Address Line (ADR3), and Data Line (D3) to program registers. 4 DVDD I Digital Power Supply (1.8 V). 5 DGND I Digital Ground. 6 ADR2/D2 I/O Parallel Port Address Line 2 and Data Line 2. 7 ADR1/D1 I/O Parallel Port Address Line 1and Data Line 1. 8 ADR0/D0 I/O Parallel Port Address Line 0 and Data Line 0. 9 SYNC_CLK O Clock Out. The profile pins [PS0:PS2] and the IO_UPDATE pin (Pin 27) should be set up to the rising edge of this signal to maintain constant pipe line delay through the device. 10 SER/PAR I Serial Port and Parallel Port Selection. Logic low = serial mode; logic high = parallel mode. 11, 15, 18, 21, 23 AGND I Analog Ground. 12, 16, 17, 22 AVDD I Analog Power Supply (1.8 V). 13 REF_CLK I Reference Clock Input. See the REF_CLK Overview section for more details. 14 REF_CLK I Complementary Reference Clock Input. See the REF_CLK Overview section for more details. 19 IOUT O Open Source DAC Complementary Output Source. Current mode. Connect through 50 Ω to AGND. 20 IOUT O Open Source DAC Output Source. Current mode. Connect through 50 Ω to AGND. 24 RSET I Analog Reference. This pin programs the DAC output full-scale reference current. Attach a 4.64 kΩ resistor to AGND. 25 MASTER_RESET I Master Reset, Digital Input (Active High). This pin clears all memory elements and reprograms registers to default values. |
Số phần tương tự - AD9913BCPZ1 |
|
Mô tả tương tự - AD9913BCPZ1 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |