công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SN74ABT8652DWRG4 bảng dữ liệu(PDF) 7 Page - Texas Instruments

tên linh kiện SN74ABT8652DWRG4
Giải thích chi tiết về linh kiện  SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

SN74ABT8652DWRG4 bảng dữ liệu(HTML) 7 Page - Texas Instruments

Back Button SN74ABT8652DWRG4 Datasheet HTML 3Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 4Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 5Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 6Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 7Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 8Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 9Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 10Page - Texas Instruments SN74ABT8652DWRG4 Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 33 page
background image
SN54ABT8652, SN74ABT8652
SCAN TEST DEVICES
WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
SCBS122F – AUGUST 1992 – REVISED DECEMBER 1996
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
state diagram description
The TAP controller is a synchronous finite state machine that provides test control signals throughout the device.
The state diagram shown in Figure 2 is in accordance with IEEE Standard 1149.1-1990. The TAP controller
proceeds through its states based on the level of TMS at the rising edge of TCK.
As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in
the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive
TCK cycles. Any state that does not meet this criterion is an unstable state.
There are two main paths through the state diagram: one to access and control the selected data register and
one to access and control the instruction register. Only one register can be accessed at a time.
Test-Logic-Reset
The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset
and is disabled so that the normal logic function of the device is performed. The instruction register is reset to
an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data
registers also can be reset to their power-up values.
The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more
than five TCK cycles if TMS is left high. TMS has an internal pullup resistor that forces it high if left unconnected
or if a board defect causes it to be open circuited.
For the ’ABT8652, the instruction register is reset to the binary value 11111111, which selects the BYPASS
instruction. Each bit in the boundary-scan register is reset to logic 0 except bit 36, which is reset to logic 1. The
boundary-control register is reset to the binary value 00000000010, which selects the PSA test operation with
no input masking.
Run-Test/Idle
The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test
operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans.
Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test
operations selected by the boundary-control register are performed while the TAP controller is in the
Run-Test/Idle state.
Select-DR-Scan, Select-lR-Scan
No specific function is performed in the Select-DR-Scan and Select-lR-Scan states, and the TAP controller exits
either of these states on the next TCK cycle. These states allow the selection of either data-register scan or
instruction-register scan.
Capture-DR
When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the
Capture-DR state, the selected data register can capture a data value as specified by the current instruction.
Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the
Capture-DR state.
Shift-DR
Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO and, on the
first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic
level present in the least-significant bit of the selected data register.
While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle.
The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during
the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR).
The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.


Số phần tương tự - SN74ABT8652DWRG4

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74ABT8652DW TI-SN74ABT8652DW Datasheet
366Kb / 25P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
SN74ABT8652DW TI1-SN74ABT8652DW Datasheet
520Kb / 31P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
More results

Mô tả tương tự - SN74ABT8652DWRG4

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN54ABT8652 TI1-SN54ABT8652_16 Datasheet
520Kb / 31P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
SN54ABT8652 TI-SN54ABT8652 Datasheet
366Kb / 25P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND REGISTERS
SN54ABT8245 TI-SN54ABT8245_07 Datasheet
635Kb / 30P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54BCT8245A TI-SN54BCT8245A Datasheet
309Kb / 22P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54BCT8245A TI-SN54BCT8245A_08 Datasheet
658Kb / 29P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8245 TI-SN54ABT8245_08 Datasheet
665Kb / 30P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8245 TI-SN54ABT8245 Datasheet
364Kb / 25P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8245 TI-SN54ABT8245_06 Datasheet
483Kb / 28P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS
SN54ABT8646 TI-SN54ABT8646 Datasheet
537Kb / 32P
[Old version datasheet]   SCAN TEST DEVICES WITH OCTAL BUS TRANSCEIVERS AND RESISTERS
74ABTH182652APMG4 TI1-74ABTH182652APMG4 Datasheet
580Kb / 39P
[Old version datasheet]   SCAN TEST DEVICES WITH 18-BIT BUS TRANSCEIVERS AND REGISTERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com