công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SN74V3650-10PEU bảng dữ liệu(PDF) 5 Page - Texas Instruments

tên linh kiện SN74V3650-10PEU
Giải thích chi tiết về linh kiện  102436, 204836, 409636, 819236, 1638436, 32768 횞 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

SN74V3650-10PEU bảng dữ liệu(HTML) 5 Page - Texas Instruments

  SN74V3650-10PEU Datasheet HTML 1Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 2Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 3Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 4Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 5Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 6Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 7Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 8Page - Texas Instruments SN74V3650-10PEU Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 50 page
background image
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690
1024
× 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
description (continued)
If the asynchronous PAE/PAF configuration is selected, PAE is asserted low on the low-to-high transition of
RCLK. PAE is reset to high on the low-to-high transition of WCLK. Similarly, PAF is asserted low on the
low-to-high transition of WCLK, and PAF is reset to high on the low-to-high transition of RCLK.
If the synchronous PAE/PAF configuration is selected , the PAE is asserted and updated on the rising edge of
RCLK only, and not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK only, and not
RCLK. The mode desired is configured during master reset by the state of the programmable flag mode (PFM).
The retransmit function allows data to be reread from the FIFO more than once. A low on the retransmit (RT)
input during a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location
of the memory array. Zero-latency retransmit timing mode can be selected using the retransmit timing mode
(RM). During master reset, a low on RM selects zero-latency retransmit. A high on RM during master reset
selects normal latency.
If zero-latency retransmit operation is selected, the first data word to be retransmitted is placed on the output
register, with respect to the same RCLK edge that initiated the retransmit, if RT is low.
See Figures 11 and 12 for normal latency retransmit timing. See Figures 13 and 14 for zero-latency retransmit
timing.
The devices can be configured with different input and output bus widths (see Table 1).
Table 1. Bus-Matching Configuration Modes
BM
IW
OW
WRITE-PORT
WIDTH
READ-PORT
WIDTH
L
L
L
×36
×36
H
L
L
×36
×18
H
L
H
×36
×9
H
H
L
×18
×36
H
H
H
×9
×36
† Logic levels during master reset
A big-endian/little-endian data word format is provided. This function is useful when data is written into the FIFO
in long-word (
×36/×18) format and read out of the FIFO in small-word (×18/×9) format. If big-endian mode is
selected, the most-significant byte (MSB) (word) of the long word written into the FIFO is read out of the FIFO
first, followed by the least-significant byte (LSB). If little-endian format is selected, the LSB of the long word
written into the FIFO is read out first, followed by the MSB. The mode desired is configured during master reset
by the state of the big-endian/little-endian (BE) pin (see Figure 4 for the bus-matching byte arrangement).
The interspersed/noninterspersed parity (IP) bit function allows the user to select the parity bit in the word loaded
into the parallel port (D0–Dn) when programming the flag offsets. If interspersed-parity mode is selected, the
FIFO assumes that the parity bit is located in bit positions D8, D17, D26, and D35 during the parallel
programming of the flag offsets. If noninterspersed-parity mode is selected, D8, D17, and D26 are assumed
to be valid bits, and D32, D33, D34, and D35 are ignored. Interspersed parity mode is selected during master
reset by the state of the IP input. Interspersed parity control has an effect only during parallel programming of
the offset registers. It does not affect data written to and read from the FIFO.
The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 are fabricated using
high-speed submicron CMOS technology, and are characterized for operation from 0
°C to 70°C.


Số phần tương tự - SN74V3650-10PEU

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-10PAG TI-SN74V215-10PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-10PAG TI-SN74V215-10PAG Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-15PAG TI-SN74V215-15PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
More results

Mô tả tương tự - SN74V3650-10PEU

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74ALVC3651 TI-SN74ALVC3651 Datasheet
383Kb / 26P
[Old version datasheet]   2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI-SN74ACT3651 Datasheet
376Kb / 26P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI1-SN74ACT3651_09 Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI1-SN74ACT3632_08 Datasheet
503Kb / 30P
[Old version datasheet]   512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74V263 TI-SN74V263 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI-SN74ABT3612 Datasheet
462Kb / 31P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com