công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SN74V3680 bảng dữ liệu(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện SN74V3680
Giải thích chi tiết về linh kiện  102436, 204836, 409636, 819236, 1638436, 32768 횞 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

SN74V3680 bảng dữ liệu(HTML) 6 Page - Texas Instruments

Back Button SN74V3680 Datasheet HTML 2Page - Texas Instruments SN74V3680 Datasheet HTML 3Page - Texas Instruments SN74V3680 Datasheet HTML 4Page - Texas Instruments SN74V3680 Datasheet HTML 5Page - Texas Instruments SN74V3680 Datasheet HTML 6Page - Texas Instruments SN74V3680 Datasheet HTML 7Page - Texas Instruments SN74V3680 Datasheet HTML 8Page - Texas Instruments SN74V3680 Datasheet HTML 9Page - Texas Instruments SN74V3680 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 50 page
background image
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690
1024
× 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
NAME
I/O
DESCRIPTION
BE†
I
Big endian/little endian. During master reset, a low on BE selects big-endian operation. A high on BE during master
reset selects little-endian format.
BM†
I
Bus matching. BM works with IW and OW to select the bus sizes for both write and read ports (see Table 1 for bus-size
configuration).
D0–D36
I
Data inputs. Data inputs for a 36-, 18-, or 9-bit bus. When in 18- or 9-bit mode, the unused input pins are in a
don’t-care state.
EF/OR
O
Empty flag/output ready. In standard mode, the EF function is selected. EF indicates whether the FIFO memory is
empty. In FWFT mode, the OR function is selected. OR indicates whether there is valid data available at the outputs.
FF/IR
O
Full flag/input ready. In standard mode, the FF function is selected. FF indicates whether the FIFO memory is full. In
FWFT mode, the IR function is selected. IR indicates whether there is space available for writing to the FIFO memory.
FSEL0†
I
Flag-select bit 0. During master reset, FSEL0, along with FSEL1 and LD, selects the default offset values for PAE and
PAF. Up to eight possible settings are available.
FSEL1†
I
Flag-select bit 1. During master reset, FSEL1, along with FSEL0 and LD, selects the default offset values for PAE and
PAF. Up to eight possible settings are available.
FWFT/SI
I
First-word fall-through/serial in. During master reset, FWFT/SI selects FWFT or standard mode. After master reset,
FWFT/SI functions as a serial input for loading offset registers.
HF
O
Half-full flag. HF indicates whether the FIFO memory is more or less than half full.
IP†
I
Interspersed parity. During master reset, a low on IP selects noninterspersed-parity mode. A high selects
interspersed-parity mode. Interspersed-parity control has an effect only during parallel programming of the offset
registers. It does not effect data written to and read from the FIFO.
IW†
I
Input width. IW, along with OW and BM, selects the bus width of the write port (see Table 1 for bus-size configuration).
LD
I
Load. This is a dual-purpose pin. During master reset, the state of LD, along with FSEL0 and FSEL1, determines one
of eight default offset values for PAE and PAF, along with the method by which these offset registers can be
programmed, parallel or serial (see Table 2). After master reset, LD enables writing to and reading from the offset
registers.
MRS
I
Master reset. MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During
master reset, the FIFO is configured for either FWFT or standard mode, bus-matching configurations, one of eight
programmable-flag default settings, serial or parallel programming of the offset settings, big-endian/little-endian
format, zero-latency timing mode, interspersed parity, and synchronous versus asynchronous programmable-flag
timing modes.
OE
I
Output enable. OE controls the output impedance of Qn.
OW†
I
Output width. OW, along with IW and BM, selects the bus width of the read port (see Table 1 for bus-size configuration).
PAE
O
Programmable almost-empty flag. PAE goes low if the number of words in the FIFO memory is less than offset n, which
is stored in the empty offset register. PAE goes high if the number of words in the FIFO memory is greater than, or
equal to, offset n.
PAF
O
Programmable almost-full flag. PAF goes high if the number of free locations in the FIFO memory is more than
offset m, which is stored in the full offset register. PAF goes low if the number of free locations in the FIFO memory
is less than, or equal to, m.
PFM†
I
Programmable-flag mode. During master reset, a low on PFM selects asynchronous programmable-flag timing mode.
A high on PFM selects synchronous programmable-flag timing mode.
PRS
I
Partial reset. PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During partial
reset, the existing mode (standard or FWFT), programming method (serial or parallel), and programmable-flag
settings are all retained.
Q0–Q35
O
Data outputs. Data outputs for a 36-, 18-, or 9-bit bus. When in 18- or 9-bit mode, the unused output pins are in a
don’t-care state. Outputs are not 5-V tolerant, regardless of the state of OE.
RCLK
I
Read clock. When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from the
programmable registers.
† Inputs should not change state after master reset.


Số phần tương tự - SN74V3680

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-10PAG TI-SN74V215-10PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-10PAG TI-SN74V215-10PAG Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-15PAG TI-SN74V215-15PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
More results

Mô tả tương tự - SN74V3680

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Texas Instruments
SN74ALVC3651 TI-SN74ALVC3651 Datasheet
383Kb / 26P
[Old version datasheet]   2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI-SN74ACT3651 Datasheet
376Kb / 26P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI1-SN74ACT3651_09 Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI1-SN74ACT3632_08 Datasheet
503Kb / 30P
[Old version datasheet]   512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74V263 TI-SN74V263 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI-SN74ABT3612 Datasheet
462Kb / 31P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com