công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ST78C36CJ44 bảng dữ liệu(PDF) 11 Page - Exar Corporation

tên linh kiện ST78C36CJ44
Giải thích chi tiết về linh kiện  ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  EXAR [Exar Corporation]
Trang chủ  http://www.exar.com
Logo EXAR - Exar Corporation

ST78C36CJ44 bảng dữ liệu(HTML) 11 Page - Exar Corporation

Back Button ST78C36CJ44 Datasheet HTML 7Page - Exar Corporation ST78C36CJ44 Datasheet HTML 8Page - Exar Corporation ST78C36CJ44 Datasheet HTML 9Page - Exar Corporation ST78C36CJ44 Datasheet HTML 10Page - Exar Corporation ST78C36CJ44 Datasheet HTML 11Page - Exar Corporation ST78C36CJ44 Datasheet HTML 12Page - Exar Corporation ST78C36CJ44 Datasheet HTML 13Page - Exar Corporation ST78C36CJ44 Datasheet HTML 14Page - Exar Corporation ST78C36CJ44 Datasheet HTML 15Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
xr
ST78C36/36A
REV. 5.0.2
ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
11
4.4.2
ECP REVERSE MODE (PDIR = 1)
PD[7:0] data and BUSY are latched into the FIFO and tag bit respectively at the trailing edge of -AUTOFD if
FIFO-F = 0. Timing is generated by controller logic that handshakes -ACK (peripheral) with -AUTOFD
(controller).
4.5
EPP MODE
This is ECR mode 100.
In this bi-directional mode, I/O writes will latch host output data at the trailing edge of -IOW, and peripheral
input data will be latched at the trailing edge of -SLCTIN or -AUTOFD. PDIR, and -STROBE are driven by the
state of -IOW (DCR bits 5 and 0 must be set low); -AUTOFD, INIT, and -SLCTIN are totem-pole.
EPP mode allows buffered access between the PC bus and the peripheral with timing provided by the
peripheral via BUSY handshake into IOCHRDY. I/O cycles with address 003 - 007 will immediately drive
IOCHRDY low. -STROBE will go low and PD[7:0] is allowed to change (write cycles) after BUSY has been low
for at least 60n second. (this delay may have elapsed prior to cycle initiation), immediately followed by a low
driven on -SLCTIN for address 003 or -AUTOFD (DATASTB*) for address 004 - 007 (read and write cycles).
When BUSY returns high for a minimum of 60n second, IOCHRDY and the active strobe will be driven high -
allowing the host to complete the I/O transaction.
To prevent a system stall, a 10 msecond TimeOut aborts the cycle if it expires before BUSY returns high. This
TimeOut also sets bit 0 of DCR, which is cleared by disabling EPP mode or writing a high to DCR bit 0.
4.6
TST MODE
This is ECR mode 110.
This mode allows data to be transferred (read or write in any direction) between the FIFO and host at address
400 or DMA without activating the control interface (no data is transferred to/from the peripheral). PDIR is
driven by DIR (can only be set in ECR mode 001); -AUTOFD, INIT, and -SLCTIN are totem-pole.
Performing I/O cycles in this mode allows software to test for the value of FIFOThreshold (FT) for both output
and input directions.
4.7
CFG MODE
This is ECR mode 111.
This mode enables I/O access to the configuration registers CONF-A and CONF-B and disables I/O access to
the FIFO.
4.7.1
IRQ
The module has four sources of interrupt which may be directed to -IRQ5, -IRQ7, -IRQ9 (see CONF-B) or
externally jumpered.
1.
When DCR bit 4 (AIE) is high and -ACK is low the interrupt is active.
2.
When ECP mode is active, if ECR bit 4 is low when ERROR transitions low or ECR bit 4 transitions low
when -Fault is low an interrupt pulse of at least 200n seconds will be generated.
3.
In FIFO modes (PPF, ECP, or TST) with ECR bit 3 (DMA) low, an interrupt pulse of at least 200n seconds
will be generated when ECR bit 2 (SI) is set low if there are at least 8 empty bytes in the FIFO and PDIR
= 0 or there are at least 8 filled bytes in the FIFO and PDIR = 1. This interrupt will automatically disable
itself by setting ECR bit 2 high.
4.
In FIFO modes (PPF, ECP, or TST) with (DMA request enabled), an interrupt pulse of at least 200n
seconds will be generated when TC is received if PD-ACK is low.
This interrupt will automatically disable itself and the DMA request by setting ECR bit 2 high.
4.7.2
DMA
DMA cycles occur only between the host and the FIFO data port (address 400) for PPF, ECP, or TST modes.
The selected DRQ(1, 2, or 3) will be driven high if ECR bit 3 (DMA) is high and ECR bit 2 (SI) is low when
{PDIR = 0 and FIFO-F = 0} or {PDIR = 1 and FIFO-E = 0} or TST mode is active.
When the selected D-ACK(1, 2, or 3) is low, -IOW will transfer host data to the FIFO and -IOR will transfer FIFO
data to the host.


Số phần tương tự - ST78C36CJ44

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Exar Corporation
ST78C36CJ44-F EXAR-ST78C36CJ44-F Datasheet
643Kb / 27P
   ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
More results

Mô tả tương tự - ST78C36CJ44

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Exar Corporation
ST78C36CJ44-F EXAR-ST78C36CJ44-F Datasheet
643Kb / 27P
   ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
ST78C36 EXAR-ST78C36 Datasheet
133Kb / 26P
   ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
ST16C552 EXAR-ST16C552 Datasheet
222Kb / 39P
   DUAL UART WITH 16-BYTE FIFO AND PARALLEL PRINTER PORT
ST78C34 EXAR-ST78C34 Datasheet
198Kb / 21P
   GENERAL PURPOSE PARALLEL PRINTER PORT WITH 83 BYTE FIFO
logo
IMP, Inc
IMP16C552 IMP-IMP16C552 Datasheet
783Kb / 34P
   Dual Universal Asynchronous Receiver/Transmitter (UART) with 16-BYTE FIFO & Parallel Printer Port
logo
Exar Corporation
ST16C550 EXAR-ST16C550 Datasheet
227Kb / 35P
   UART WITH 16-BYTE FIFO?셲
ST16C550 EXAR-ST16C550_05 Datasheet
241Kb / 35P
   UART WITH 16-BYTE FIFO?셲
logo
List of Unclassifed Man...
GM82C803CN ETC1-GM82C803CN Datasheet
312Kb / 84P
   2.88 MB FDC/ Dual UARTs with FIFO/PIO(EPP/ ECP)/ IDE Interface/ S-IR/ PnP
logo
Exar Corporation
XR16L2550IM-F EXAR-XR16L2550IM-F Datasheet
962Kb / 44P
   LOW VOLTAGE DUART WITH 16-BYTE FIFO
ST16C452 EXAR-ST16C452 Datasheet
162Kb / 30P
   DUAL UART WITH PARALLEL PRINTER PORT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com