công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MC10EL34DR2G bảng dữ liệu(PDF) 6 Page - ON Semiconductor |
|
MC10EL34DR2G bảng dữ liệu(HTML) 6 Page - ON Semiconductor |
6 / 8 page MC10EL34, MC100EL34 http://onsemi.com 6 There are two distinct functional relationships between the Master Reset and Clock: CASE 1: If the MR is de−asserted (H−L), while the Clock is still high, the outputs will follow the first ensuing clock rising edge. The EN signal will “freeze” the internal divider flip−flops on the first falling edge of CLK after its assertion. The internal divider flip−flops will maintain their state during the freeze. The EN is deasserted (LOW), and after the next falling edge of CLK, then the internal divider flip−flops will “unfreeze” and continue to their next state count with proper phase rela- tionships. CASE 2: If the MR is de−asserted (H−L), after the Clock has transitioned low, the outputs will follow the second ensuing clock rising edge. CASE 1 CASE 2 Figure 2. Timing Diagrams CLOCK OUTPUT MR TRR CLOCK OUTPUT MR TRR Figure 3. Reset Recovery Time CLK Q0 Q1 Q2 EN Internal Clock Disabled Internal Clock Enabled MR CLK Q0 Q1 Q2 EN Internal Clock Disabled Internal Clock Enabled MR |
Số phần tương tự - MC10EL34DR2G |
|
Mô tả tương tự - MC10EL34DR2G |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |