công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MC10210P bảng dữ liệu(PDF) 1 Page - Motorola, Inc |
|
MC10210P bảng dữ liệu(HTML) 1 Page - Motorola, Inc |
1 / 5 page MOTOROLA SEMICONDUCTOR TECHNICAL DATA 3–182 REV 5 © Motorola, Inc. 1996 3/93 Dual 3-Input/3-Output OR Gate The MC10210 is designed to drive up to six transmission lines simul– taneously. The multiple outputs of this device also allow the wire “OR” –ing of several levels of gating for minimization of gate and package count. The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10210 particularly useful in clock distribution applications where minimum clock skew is desired. PD = 160 mW typ/pkg (No Loads) tpd = 1.5 ns typ (All Output Loaded) tr, tf = 1.5 ns typ (20%–80%) LOGIC DIAGRAM VCC1 = PIN 1, 15 VCC2 = PIN 16 VEE = PIN 8 12 11 10 9 13 14 2 7 6 5 3 4 MC10210 DIP PIN ASSIGNMENT VCC1 AOUT AOUT AOUT AIN AIN AIN VEE VCC2 VCC1 BOUT BOUT BOUT BIN BIN BIN 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–36 of the Motorola MECL Data Book (DL122/D). L SUFFIX CERAMIC PACKAGE CASE 620–10 P SUFFIX PLASTIC PACKAGE CASE 648–08 FN SUFFIX PLCC CASE 775–02 |
Số phần tương tự - MC10210P |
|
Mô tả tương tự - MC10210P |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |