công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9880KSTZ-150 bảng dữ liệu(PDF) 9 Page - Analog Devices

tên linh kiện AD9880KSTZ-150
Giải thích chi tiết về linh kiện  Analog/HDMI Dual Display Interface
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9880KSTZ-150 bảng dữ liệu(HTML) 9 Page - Analog Devices

Back Button AD9880KSTZ-150 Datasheet HTML 5Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 6Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 7Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 8Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 9Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 10Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 11Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 12Page - Analog Devices AD9880KSTZ-150 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 64 page
background image
AD9880
Rev. 0 | Page 9 of 64
Table 5. Pin Function Descriptions
Pin
Description
INPUTS
RAIN0
Analog Input for the Red Channel 0.
GAIN0
Analog Input for the Green Channel 0.
B
B
AIN0
Analog Input for the Blue Channel 0.
RAIN1
Analog Input for the Red Channel 1.
GAIN1
Analog Input for the Green Channel 1.
B
B
AIN1
Analog Input for Blue Channel 1.
High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. The three channels
are identical, and can be used for any colors, but colors are assigned for convenient reference. They accommodate
input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to support clamp
operation. (see Figure 3 for an input reference circuit).
Rx0+
Digital Input Channel 0 True.
Rx0−
Digital Input Channel 0 Complement.
Rx1+
Digital Input Channel 1 True.
Rx1−
Digital Input Channel 1 Complement.
Rx2+
Digital Input Channel 2 True.
Rx2−
Digital input Channel 2 Complement.
These six pins receive three pairs TMDS (Transition Minimized Differential Signaling) pixel data (at 10X the pixel rate)
from a digital graphics transmitter.
RxC+
Digital Data Clock True.
RxC−
Digital Data Clock Complement.
This clock pair receives a TMDS clock at 1× pixel data rate.
HSYNC0
Horizontal Sync Input Channel 0.
HSYNC1
Horizontal Sync Input Channel 1.
These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency
reference for pixel clock generation. The logic sense of this pin is controlled by serial register 0x12 Bits 5:4 (Hsync
polarity). Only the leading edge of Hsync is active; the trailing edge is ignored. When Hsync Polarity = 0, the falling
edge of Hsync is used. When Hsync Polarity = 1, the rising edge is active. The input includes a Schmitt trigger for noise
immunity.
VSYNC0
Vertical Sync Input Channel 0.
VSYNC1
Vertical Sync Input Channel 1.
These are the inputs for vertical sync.
SOGIN0
Sync-On-Green Input Channel 0.
SOGIN1
Sync-On-Green Input Channel 1.
These inputs are provided to assist with processing signals with embedded sync, typically on the green channel. The
pin is connected to a high speed comparator with an internally generated threshold. The threshold level can be
programmed in 10 mV steps to any voltage between 10 mV and 330 mV above the negative peak of the input signal.
The default voltage threshold is 150 mV. When connected to an ac-coupled graphics signal with embedded sync, it
produces a noninverting digital output on SOGOUT. (This is usually a composite sync signal, containing both vertical
and horizontal sync (Hsync) information that must be separated before passing the horizontal sync signal to Hsync.)
When not used, this input should be left unconnected. For more details on this function and how it should be
configured, refer to the Hsync and Vsync Inputs section.
EXTCLK/COAST
Coast Input to Clock Generator (Optional).
This input may be used to cause the pixel clock generator to stop synchronizing with Hsync and continue producing a
clock at its current frequency and phase. This is useful when processing signals from sources that fail to produce
horizontal sync pulses during the vertical interval. The Coast signal is generally not required for PC-generated signals.
The logic sense of this pin is controlled by Coast polarity (Register 0x18, Bits 6:5). When not used, this pin may be
grounded and input Coast polarity programmed to 1 (Register 0x18, Pin 5), or tied high (to VD through a 10 KΩ resistor)
and input Coast polarity programmed to 0. Input Coast polarity defaults to 1 at power-up. This pin is shared with the
EXTCLK function, which does not affect Coast functionality. For more details on Coast, see the description in the Clock
Generation section.
EXTCLK/COAST
External Clock.
This allows the insertion of an external clock source rather than the internally generated PLL locked clock. This pin is
shared with the Coast function, which will not affect EXTCLK functionality.


Số phần tương tự - AD9880KSTZ-150

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD9882 AD-AD9882 Datasheet
370Kb / 36P
   Dual Interface for Flat Panel Displays
REV. A
AD9882/PCB AD-AD9882/PCB Datasheet
370Kb / 36P
   Dual Interface for Flat Panel Displays
REV. A
AD9882A AD-AD9882A Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882A/PCB AD-AD9882A/PCB Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
AD9882AKSTZ-100 AD-AD9882AKSTZ-100 Datasheet
984Kb / 40P
   Dual Interface for Flat Panel Displays
REV. 0
More results

Mô tả tương tự - AD9880KSTZ-150

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD9380 AD-AD9380 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
AD9380 AD-AD9380_15 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
AD9381 AD-AD9381 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
AD9398 AD-AD9398_15 Datasheet
886Kb / 44P
   HDMI Display Interface
REV. 0
AD9381 AD-AD9381_15 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
AD9398 AD-AD9398 Datasheet
886Kb / 44P
   HDMI??Display Interface
REV. 0
AD9396 AD-AD9396 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9396 AD-AD9396_15 Datasheet
842Kb / 48P
   Analog/DVI Dual-Display Interface
REV. 0
AD9393 AD-AD9393 Datasheet
797Kb / 40P
   Low Power HDMI Display Interface
REV. 0
logo
List of Unclassifed Man...
41727001X2X-3 ETC2-41727001X2X-3 Datasheet
673Kb / 37P
   PC, HDMI, DISPLAY PORT INTERFACE CONTROLLER FOR TFT PANEL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com