công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD5663ARMZ-REEL7 bảng dữ liệu(PDF) 5 Page - Analog Devices

tên linh kiện AD5663ARMZ-REEL7
Giải thích chi tiết về linh kiện  2.7 V to 5.5 V, 250 uA, Rail-to-Rail Output, Dual 16-Bit nanoDAC
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD5663ARMZ-REEL7 bảng dữ liệu(HTML) 5 Page - Analog Devices

  AD5663ARMZ-REEL7 Datasheet HTML 1Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 2Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 3Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 4Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 5Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 6Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 7Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 8Page - Analog Devices AD5663ARMZ-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
AD5663
Rev. 0 | Page 5 of 24
TIMING CHARACTERISTICS
All input signals are specified with tR = tF = 1 ns/V (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2.
VDD = 2.7 V to 5.5 V; all specifications TMIN to TMAX, unless otherwise noted.1
Table 4.
Limit at TMIN, TMAX
Parameter
VDD = 2.7 V to 5.5 V
Unit
Conditions/Comments
t12
20
ns min
SCLK cycle time
t2
9
ns min
SCLK high time
t3
9
ns min
SCLK low time
t4
13
ns min
SYNC to SCLK falling edge setup time
t5
5
ns min
Data setup time
t6
5
ns min
Data hold time
t7
0
ns min
SCLK falling edge to SYNC rising edge
t8
15
ns min
Minimum SYNC high time
t9
13
ns min
SYNC rising edge to SCLK fall ignore
t10
0
ns min
SCLK falling edge to SYNC fall ignore
t11
10
ns min
LDAC pulse width low
t12
15
ns min
SCLK falling edge to LDAC rising edge
t13
5
ns min
CLR pulse width low
t14
0
ns min
SCLK falling edge to LDAC falling edge
t15
300
ns max
CLR pulse activation time
1 Guaranteed by design and characterization; not production tested.
2 Maximum SCLK frequency is 50 MHz at VDD = 2.7 V to 5.5 V.
TIMING DIAGRAM
t4
t3
SCLK
SYNC
DIN
t1
t2
t5
t6
t7
t8
DB23
t9
t10
t11
t12
LDAC1
LDAC2
t14
1ASYNCHRONOUS LDAC UPDATE MODE.
2SYNCHRONOUS LDAC UPDATE MODE.
CLR
t13
t15
VOUT
DB0
Figure 2. Serial Write Operation


Số phần tương tự - AD5663ARMZ-REEL7

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5663 AD-AD5663 Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
Rev. F
AD5663R AD-AD5663R Datasheet
1Mb / 28P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
REV. A
AD5663R AD-AD5663R Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/ C On-Chip Reference
Rev. F
AD5663R AD-AD5663R Datasheet
967Kb / 32P
   Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
Rev. F
AD5663R AD-AD5663R Datasheet
1Mb / 32P
   Dual 12-/14-/16-Bit nanoDAC
More results

Mô tả tương tự - AD5663ARMZ-REEL7

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD5663 AD-AD5663_15 Datasheet
725Kb / 24P
   2.7 V to 5.5 V, 250 A, Rail-to-Rail Output, Dual 16-Bit nanoDAC
REV. 0
AD5662 AD-AD5662 Datasheet
357Kb / 20P
   2.7 V to 5.5 V, 250 uA, Rail-to-Rail Output 16-Bit DAC D/A in a SOT-23
Rev. PrA
AD5662 AD-AD5662_15 Datasheet
584Kb / 24P
   2.7 V to 5.5 V, 250 A, Rail-to-Rail Output 16-Bit nanoDACT in a SOT-23
REV. A
AD5320 AD-AD5320 Datasheet
192Kb / 12P
   2.7 V to 5.5 V, 140 uA, Rail-to-Rail Output 12-Bit DAC in a SOT-23
REV. B
AD5300 AD-AD5300 Datasheet
202Kb / 12P
   2.7 V to 5.5 V, 140 uA, Rail-to-Rail Output 8-Bit DAC in an SOT-23
REV. C
AD5664 AD-AD5664_15 Datasheet
635Kb / 24P
   2.7 V to 5.5 V, 450 A, Rail-to-Rail Output, Quad, 12-/16-Bit nanoDACs
REV. 0
AD5624 AD-AD5624_15 Datasheet
635Kb / 24P
   2.7 V to 5.5 V, 450 A, Rail-to-Rail Output, Quad, 12-/16-Bit nanoDACs
Rev. 0
AD5310 AD-AD5310 Datasheet
164Kb / 12P
   2.7 V to 5.5 V, 140 uA, Rail-to-Rail Voltage Output 10-Bit DAC in a SOT-23
REV. A
AD5302 AD-AD5302 Datasheet
207Kb / 16P
   2.5 V to 5.5 V, 230 uA Dual Rail-to-Rail, Voltage Output 8-/10-/12-Bit DACs
REV. 0
AD5624 AD-AD5624 Datasheet
639Kb / 24P
   2.7 V to 5.5 V, 450 關A, Rail-to-Rail Output, Quad, 12-/16-Bit nanoDACs
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com