công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WV3HG264M72EEU806D7ISG bảng dữ liệu(PDF) 6 Page - White Electronic Designs Corporation

tên linh kiện WV3HG264M72EEU806D7ISG
Giải thích chi tiết về linh kiện  1GB - 2x64Mx72 DDR2 SDRAM UNBUFFERED, w/PLL, Mini-DIMM
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WEDC [White Electronic Designs Corporation]
Trang chủ  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WV3HG264M72EEU806D7ISG bảng dữ liệu(HTML) 6 Page - White Electronic Designs Corporation

Back Button WV3HG264M72EEU806D7ISG Datasheet HTML 2Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 3Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 4Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 5Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 6Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 7Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 8Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 9Page - White Electronic Designs Corporation WV3HG264M72EEU806D7ISG Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
WV3HG264M72EEU-D7
May 2006
Rev. 0
ADVANCED
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Includes DDR2 SDRAM components only; VCC = +1.8V±0.1V
Symbol
Parameter
Condition
806
665
534
403
Unit
ICC0*
Operating
one bank
active-
precharge;
tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
1,337
1,292
1,292
mA
ICC1*
Operating
one bank
active-
read-
precharge;
IOUT = 0mA; BL = 4; CL = CL(ICC); tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is
HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING;
Data bus inputs are SWITCHING; Data pattern is same as ICC4W.
TBD
1,272
1,227
1,227
mA
ICC2P**
Precharge
power-
down
current;
All banks idle; tCK = tCK(I
CC); CKE is LOW; Other control and address bus inputs are
STABLE; Data bus inputs are FLOATING
TBD
444
444
444
mA
ICC2Q**
Precharge
quite
standby
current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control and address bus
inputs are STABLE; Data bus inputs are FLOATING
TBD
930
840
840
mA
ICC2N**
Precharge
standby
current;
All banks idle; tCK = tCK(I
CC); CKE is HIGH; CS# is HIGH; Other control and address bus
inputs are STABLE; Data bus inputs are SWITCHING
TBD
1,020
930
930
mA
ICC3P**
Active
power-
down
current;
All banks open; tCK = tCK(I
CC), CKE is LOW; Other control
and address bus inputs are STABLE; Data bus inputs are
FLOATING
Fast PDN Exit
MRS(12) = 0
TBD
840
840
840
mA
Slow PDN Exit
MRS(12) = 1
TBD
516
516
516
mA
ICC3N**
Active
standby
current;
All banks open; tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS#
is HIGH between valid commands; Other control and address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
TBD
1,290
1,200
1,200
mA
ICC4W*
Operating
burst write
current;
All banks open; Continuous burst writes; BL = 4; CL = CL(ICC); AL = 0; tCK = tCK(I
CC);
tRC = tRC(I
CC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is HIGH between valid commands;
Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
1,632
1,452
1,362
mA
ICC4R*
Operating
burst read
current;
All banks open; Continuous burst reads; TOUT = 0mA; BL = 4; CL = CL(ICC); AL = 0;
tCK = tCK(I
CC); tRC = tRC(ICC); tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is HIGH between
valid commands; Address bus inputs are SWITCHING; Data pattern is same as ICC4W.
TBD
1,677
1,497
1,362
mA
ICC5**
Burst auto
refresh
current;
tCK = tCK(I
CC); Refresh command at every tRC(ICC) interval; CKE is HIGH; CS# is HIGH
between valid commands; Other control and address bus inputs are SWITCHING;
Data bus inputs are SWITCHING
TBD
3,000
2,820
2,820
mA
ICC6**
Self
refresh
current;
CK and CK# at 0V; CKE < 0.2V; Other control and address bus
inputs are FLOATING; Data bus inputs are FLOATING
Normal
TBD
144
144
144
mA
ICC7*
Operating
bank
interleave
read
current;
All bank interleaving reads; IOUT = 0mA; BL = 4; CL = CL(ICC); AL = tRCD(I
CC) - 1*tCK(ICC);
tCK = tCK(I
CC); tRC = tRC(ICC); tRRD = tRRD MIN(ICC) = 1*tCK(ICC); CKE is HIGH; CS# is HIGH
between valid commands; Address bus inputs are STABLE during DESELECTs; Data
bus inputs are SWITCHING
TBD
2,352
2,352
2,352
mA
Notes:
ICC specification is based on SAMSUNG components. Other DRAM manufacturers specification may be different.
* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P ( CKE LOW) mode.
** Value calculated reflects all module ranks in this operating condition.


Số phần tương tự - WV3HG264M72EEU806D7ISG

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
White Electronic Design...
WV3HG264M72EEU806D6GG WEDC-WV3HG264M72EEU806D6GG Datasheet
185Kb / 11P
   1GB - 2x64Mx72 DDR2 SDRAM UNBUFFERED
WV3HG264M72EEU806D6MG WEDC-WV3HG264M72EEU806D6MG Datasheet
185Kb / 11P
   1GB - 2x64Mx72 DDR2 SDRAM UNBUFFERED
WV3HG264M72EEU806D6SG WEDC-WV3HG264M72EEU806D6SG Datasheet
185Kb / 11P
   1GB - 2x64Mx72 DDR2 SDRAM UNBUFFERED
More results

Mô tả tương tự - WV3HG264M72EEU806D7ISG

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
White Electronic Design...
WV3HG264M72EER-D7 WEDC-WV3HG264M72EER-D7 Datasheet
235Kb / 11P
   1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
W3HG264M72EER-AD7 WEDC-W3HG264M72EER-AD7 Datasheet
211Kb / 14P
   1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
WV3HG264M72EER-PD4 WEDC-WV3HG264M72EER-PD4 Datasheet
213Kb / 11P
   1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, SO-DIMM, w/PLL
WV3HG264M72EEU-PD4 WEDC-WV3HG264M72EEU-PD4 Datasheet
181Kb / 11P
   1GB - 2x64Mx72 DDR2 SDRAM UDIMM, SO-DIMM w/PLL
WV3HG264M72EEU-D6 WEDC-WV3HG264M72EEU-D6 Datasheet
185Kb / 11P
   1GB - 2x64Mx72 DDR2 SDRAM UNBUFFERED
WV3HG128M72EEU-PD4 WEDC-WV3HG128M72EEU-PD4 Datasheet
174Kb / 11P
   1GB - 128Mx72 DDR2 SDRAM UNBUFFERED, SO-DIMM w/PLL
W3EG72128S-AD4 WEDC-W3EG72128S-AD4 Datasheet
197Kb / 14P
   1GB - 2x64Mx72 DDR SDRAM UNBUFFERED ECC w/PLL
logo
Elpida Memory
EBE10UE8AEFA ELPIDA-EBE10UE8AEFA Datasheet
241Kb / 30P
   1GB Unbuffered DDR2 SDRAM DIMM
EBE11ED8AJWA ELPIDA-EBE11ED8AJWA Datasheet
255Kb / 29P
   1GB Unbuffered DDR2 SDRAM DIMM
logo
White Electronic Design...
WV3HG128M72EER-D7 WEDC-WV3HG128M72EER-D7 Datasheet
185Kb / 11P
   1GB - 128Mx72 DDR2 SDRAM REGISTERED, w/PLL, Mini-DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com