công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
WV3HG64M72EEU806PD4ISG bảng dữ liệu(PDF) 4 Page - White Electronic Designs Corporation |
|
WV3HG64M72EEU806PD4ISG bảng dữ liệu(HTML) 4 Page - White Electronic Designs Corporation |
4 / 11 page WV3HG64M72EEU-PD4 May 2006 Rev. 2 ADVANCED 4 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs ABSOLUTE MAXIMUM RATINGS Symbol Parameter Min Max Units VCC Voltage on VCC pin relative to VSS -1.0 2.3 V VIN, VOUT Voltage on any pin relative to VSS -0.5 2.3 V TSTG Storage Temperature -55 100 °C IL Input leakage current; Any input 0V<VIN<VCC; VREF input 0V,VIN,0.95V; Other pins not under test = 0V Command/Address, RAS#, CAS#, WE#, -45 45 µA CS#, CKE -45 45 µA CK, CK# -10 10 µA DM -5 5 µA IOZ Output leakage current; 0V<VIN<VCC; DQs and ODT are disable DQ, DQS, DQS# -5 5 µA IVREF VREF leakage current; VREF = Valid VREF level -18 18 µA DC OPERATING CONDITIONS All voltages referenced to VSS Parameter Symbol Min Typical Max Unit Notes Supply Voltage VCC 1.7 1.8 1.9 V 3 I/O Reference Voltage VREF 0.49 x VCC 0.50 x VCC 0.51 x VCC V1 I/O Termination Voltage VTT VREF-0.04 VREF VREF+0.04 V 2 SPD Supply Voltage VCCSPD 1.7 - 3.6 V Notes: 1 VREF is expected to equal VCC/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed +/-1 percent of the DC value. Peak-to-peak AC noise on VREF may not exceed +/-2 percent of VREF. This measurement is to be taken at the nearest VREF bypass capacitor. 2. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF. 3. VCCQ of all IC's are tied to VCC. OPERATING TEMPERATURE CONDITION Parameter Symbol Rating Units Notes Operating Case Temperature (Commercial) TOPER 0 to +85°C °C 1, 2 NOTE: 1. Operation temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC JESD51.2 2. At 0 - 85 °C, operation temperature range, all DRAM specification will be supported. |
Số phần tương tự - WV3HG64M72EEU806PD4ISG |
|
Mô tả tương tự - WV3HG64M72EEU806PD4ISG |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |