công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

WV3HG64M64EEU806D6SG bảng dữ liệu(PDF) 6 Page - White Electronic Designs Corporation

tên linh kiện WV3HG64M64EEU806D6SG
Giải thích chi tiết về linh kiện  512MB - 64Mx64 DDR2 SDRAM UNBUFFERED
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  WEDC [White Electronic Designs Corporation]
Trang chủ  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WV3HG64M64EEU806D6SG bảng dữ liệu(HTML) 6 Page - White Electronic Designs Corporation

Back Button WV3HG64M64EEU806D6SG Datasheet HTML 2Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 3Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 4Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 5Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 6Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 7Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 8Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 9Page - White Electronic Designs Corporation WV3HG64M64EEU806D6SG Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
WV3HG64M64EEU-D6
December 2005
Rev. 0
ADVANCED
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
DDR2 ICC SPECIFICATIONS AND CONDITIONS
Symbol
Proposed Conditions
806
665
534
403
Units
ICC0*
Operating one bank active-precharge current;
tCK = tCK(ICC), tRC = tRC(ICC), tRAS = tRASmin(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
800
760
mA
ICC1*
Operating one bank active-read-precharge current;
IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRC = tRC (ICC), tRAS = tRAS MIN(ICC),
tRCD = tRCD(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs
are SWITCHING; Data pattern is same as ICC4W
TBD
TBD
880
800
mA
ICC2P**
Precharge power-down current;
All banks idle; tCK = tCK(ICC); CKE is LOW; Other control and address bus inputs are STABLE;
Data bus inputs are FLOATING
TBD
TBD
64
64
mA
ICC2Q**
Precharge quiet standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus
inputs are STABLE; Data bus inputs are FLOATING
TBD
TBD
200
200
mA
ICC2N**
Precharge standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus
inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
240
240
mA
ICC3P**
Active power-down current;
All banks open; tCK = tCK(ICC); CKE is LOW; Other control
and address bus inputs are STABLE; Data bus inputs are
FLOATING
Fast PDN Exit MRS(12) = 0
TBD
TBD
240
240
mA
Slow PDN Exit MRS(12) = 1
TBD
TBD
120
120
mA
ICC3N**
Active standby current;
All banks open; tCK = tCK(ICC), tRC = tRC(ICC), tRAS = tRAS MIN(ICC); CKE is HIGH, CS# is HIGH
between valid commands; Other control and address bus inputs are SWITCHING; Data bus
inputs are SWITCHING
TBD
TBD
560
520
mA
ICC4W**
Operating burst write current;
All banks open, Continuous burst writes; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS =
tRAS MAX(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address
bus inputs are SWITCHING; Data bus inputs are SWITCHING
TBD
TBD
1600
1160
mA
ICC4R*
Operating burst read current;
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK
= tCK(ICC), tRAS = tRAS MAX(ICC), tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid
commands; Address bus inputs are SWITCHING; Data pattern is same as ICC4W
TBD
TBD
1440
1160
mA
ICC5B**
Burst auto refresh current;
tCK = tCK(ICC); Refresh command at every tRFC(ICC) interval; CKE is HIGH, CS# is HIGH
between valid commands; Other control and address bus inputs are SWITCHING; Data bus
inputs are SWITCHING
TBD
TBD
1560
1480
mA
ICC6*
Self refresh current;
CK and CK# at 0V; CKE 0.2V; Other control and
address bus inputs are FLOATING; Data bus inputs are
FLOATING
Normal
TBD
TBD
44
44
mA
ICC7*
Operating bank interleave read current;
All bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = tRCD(ICC)-1*tCK(ICC); tCK =
tCK(ICC), tRC = tRC(ICC), tRRD = tRRD(ICC), tRCD = 1*tCK(ICC); CKE is HIGH, CS# is HIGH between
valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are
switching.
TBD
TBD
2200
2160
mA
* Value calculated as one module rank in thes operating condition, and all other module ranks in ICC2P (CKE LOW) mode.
** Value calculated reflects all module ranks in this operating condition
NOTES:
• ICC specifications were calculated using SAMSUNG components. Other manufactures DRAMs may have different values.


Số phần tương tự - WV3HG64M64EEU806D6SG

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
White Electronic Design...
WV3HG64M64EEU-D4 WEDC-WV3HG64M64EEU-D4 Datasheet
172Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
WV3HG64M64EEU403D4IMG WEDC-WV3HG64M64EEU403D4IMG Datasheet
172Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
WV3HG64M64EEU403D4ISG WEDC-WV3HG64M64EEU403D4ISG Datasheet
172Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
WV3HG64M64EEU403D4MG WEDC-WV3HG64M64EEU403D4MG Datasheet
172Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
WV3HG64M64EEU403D4SG WEDC-WV3HG64M64EEU403D4SG Datasheet
172Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
More results

Mô tả tương tự - WV3HG64M64EEU806D6SG

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
White Electronic Design...
WV3HG64M64EEU-D4 WEDC-WV3HG64M64EEU-D4 Datasheet
172Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
W3DG6465V-D2 WEDC-W3DG6465V-D2 Datasheet
79Kb / 6P
   512MB - 64Mx64, SDRAM UNBUFFERED
W3DG6465V-D1 WEDC-W3DG6465V-D1 Datasheet
80Kb / 5P
   512MB- 64Mx64 SDRAM UNBUFFERED
WED3DG6466V-AD1 WEDC-WED3DG6466V-AD1 Datasheet
137Kb / 7P
   512MB - 64Mx64 SDRAM UNBUFFERED
WED3DG6466V-D2 WEDC-WED3DG6466V-D2 Datasheet
147Kb / 9P
   512MB -64Mx64, SDRAM UNBUFFERED
WED3DG6466V-D1 WEDC-WED3DG6466V-D1 Datasheet
144Kb / 7P
   512MB -64Mx64 SDRAM UNBUFFERED
W3EG6465S-D3 WEDC-W3EG6465S-D3 Datasheet
180Kb / 11P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED
W3EG6465S-D4 WEDC-W3EG6465S-D4 Datasheet
88Kb / 8P
   512MB- 64Mx64 DDR SDRAM UNBUFFERED
WV3EG64M64ETSU-D3 WEDC-WV3EG64M64ETSU-D3 Datasheet
236Kb / 10P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED
W3EG6464S-JD3 WEDC-W3EG6464S-JD3 Datasheet
293Kb / 12P
   512MB - 64Mx64 DDR SDRAM UNBUFFERED
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com