công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
74ALVT16821DL bảng dữ liệu(PDF) 2 Page - NXP Semiconductors |
|
74ALVT16821DL bảng dữ liệu(HTML) 2 Page - NXP Semiconductors |
2 / 13 page Philips Semiconductors Product specification 74ALVT16821 2.5V/3.3V 20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State) 2 1998 Feb 13 853-1869 18962 FEATURES • 20-bit positive-edge triggered register • 5V I/O Compatible • Multiple V CC and GND pins minimize switching noise • Live insertion/extraction permitted • Power-up reset • Power-up 3-State • Output capability: +64mA/-32mA • Latch-up protection exceeds 500mA per Jedec Std 17 • ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model • Bus hold data inputs eliminate the need for external pull-up resistors to hold unused inputs DESCRIPTION The 74ALVT16821 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. It is designed for VCC operation at 2.5V or 3.3V with I/O compatibility to 5V. The 74ALVT16821 has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates. Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop’s Q output. The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (nOE) controls all ten 3-State buffers independent of the register operation. When nOE is Low, the data in the register appears at the outputs. When nOE is High, the outputs are in high impedance “off” state, which means they will neither drive nor load the bus. QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS TYPICAL UNIT SYMBOL PARAMETER Tamb = 25°C 2.5V 3.3V UNIT tPLH tPHL Propagation delay nCP to nQ CL = 50pF 2.6 2.7 1.7 1.8 ns CIN Input capacitance VI = 0V or VCC 3 3 pF COUT Output capacitance VO = 0 or VCC 9 9 pF ICCZ Total supply current Outputs disabled 40 70 µA ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER 56-Pin Plastic SSOP Type III –40 °C to +85°C 74ALVT16821 DL AV16821 DL SOT371-1 56-Pin Plastic TSSOP Type II –40 °C to +85°C 74ALVT16821 DGG AV16821 DGG SOT364-1 |
Số phần tương tự - 74ALVT16821DL |
|
Mô tả tương tự - 74ALVT16821DL |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |