công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADC12DL080CIVS bảng dữ liệu(PDF) 1 Page - National Semiconductor (TI) |
|
|
ADC12DL080CIVS bảng dữ liệu(HTML) 1 Page - National Semiconductor (TI) |
1 / 24 page ADC12DL080 Dual 12-Bit, 80 MSPS, A/D Converter for IF Sampling General Description The ADC12DL080 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog in- put signals into 12-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption while providing excellent dynamic performance and a 600 MHz Full Power Bandwidth. Operating on a single +3.3V power supply, the ADC12DL080 achieves 11.0 effective bits at Nyquist and consumes just 447mW at 80 MSPS. The Power Down feature reduces power consumption to 50 mW. The differential inputs provide a full scale differential input swing equal to 2 times V REF with the possibility of a single- ended input. Full use of the differential input is recom- mended for optimum performance. Duty cycle stabilization and output data format are selectable. The output data can be set for offset binary or two’s complement. To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC12DL080 can be con- nected to a separate supply voltage in the range of 2.4V to the analog supply voltage. This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of −40˚C to +85˚C. An evaluation board is available to ease the evaluation process. Features n Single +3.3V supply operation n Internal sample-and-hold n Internal or External reference n Outputs 2.4V to 3.6V compatible n Power down mode n Duty Cycle Stabilizer n Pin compatible with ADC12DL040, ADC12DL065, ADC12DL066 Key Specifications n Resolution 12 Bits n Max Conversion Rate 80 MSPS n DNL ±0.4 LSB (typ) n SNR (f IN=40MHz) 69 dB (typ) n SNR (f IN=200MHz) 67 dB (typ) n SFDR (f IN=40MHz) 82 dB (typ) n SFDR (f IN=200MHz) 81 dB (typ) n Power Consumption — Operating 447 mW (typ) — Power Down Mode 50 mW (typ) Applications n Instrumentation n Communications Receivers n Sonar/Radar n xDSL, Cable Modems Connection Diagram 20169401 TRI-STATE® is a registered trademark of National Semiconductor Corporation. February 2006 © 2006 National Semiconductor Corporation DS201694 www.national.com |
Số phần tương tự - ADC12DL080CIVS |
|
Mô tả tương tự - ADC12DL080CIVS |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |