công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TDAT161G2-BA23 bảng dữ liệu(PDF) 4 Page - Agere Systems

tên linh kiện TDAT161G2-BA23
Giải thích chi tiết về linh kiện  MARS짰2G5 P-Pro (TDAT162G52) SONET/SDH 155/622/2488 Mbits/s Data Interface
Download  810 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AGERE [Agere Systems]
Trang chủ  
Logo AGERE - Agere Systems

TDAT161G2-BA23 bảng dữ liệu(HTML) 4 Page - Agere Systems

  TDAT161G2-BA23 Datasheet HTML 1Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 2Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 3Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 4Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 5Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 6Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 7Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 8Page - Agere Systems TDAT161G2-BA23 Datasheet HTML 9Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 810 page
background image
MARS2G5 P-Pro (TDAT162G52) SONET/SDH
Data Sheet
155/622/2488 Mbits/s Data Interface
August 18, 2004
4
Contents
Page
Table of Contents (continued)
Agere Systems Inc.
Receive .......................................................................................................................................................... 636
Transmit ......................................................................................................................................................... 639
Examples of CRC Insertion/Testing ............................................................................................................... 641
Data Engine Block—PPP Detach Subblock ......................................................................................................... 645
PPP Header Detach....................................................................................................................................... 645
Data Engine Block—Data Engine Counter Subblock ........................................................................................... 648
Introduction .................................................................................................................................................... 648
Overview ........................................................................................................................................................ 648
Implementation .............................................................................................................................................. 648
Data Engine Block—Channel Distribution and Allocation Subblock..................................................................... 651
Channel Distribution and Allocation Subblock Description ............................................................................ 651
Operation and Programming of the CDA Maps ............................................................................................. 652
Data Engine Block—GFP General Framing Procedure Subblock........................................................................668
Introduction .................................................................................................................................................... 668
Overview ........................................................................................................................................................ 668
GFP Control Messages.................................................................................................................................. 670
GFP Frame Delineation/Frame Insertion ....................................................................................................... 671
GFP Scrambling/Descrambling...................................................................................................................... 673
Packet-Over-Wavelength Mode ..................................................................................................................... 676
Data Engine Block Registers................................................................................................................................ 677
DE Register Descriptions ............................................................................................................................... 677
DE Register Map............................................................................................................................................ 703
UTOPIA (UT) Block .............................................................................................................................................. 716
UTOPIA Interface Features ........................................................................................................................... 716
UTOPIA Modes .............................................................................................................................................. 718
32-Bit Mode Configuration (Necessary Configuration for Proper Operation)................................................. 718
UT Receive Path (Ingress)............................................................................................................................. 721
UT Transmit Path (Egress) ............................................................................................................................ 724
Address Modes and Pin Assignments of MPHY Interfaces ........................................................................... 726
UTOPIA Loopbacks ....................................................................................................................................... 729
Basic Modes of Operations ............................................................................................................................ 730
Mixed Modes of Operations ........................................................................................................................... 739
Reference Configurations .............................................................................................................................. 741
UTOPIA Interface Pin Description ................................................................................................................. 742
FIFO Ganging ................................................................................................................................................ 744
Packet Packing .............................................................................................................................................. 744
Default Channel Configuration ....................................................................................................................... 744
UTOPIA Interface Timing ............................................................................................................................... 745
UT Global Registers....................................................................................................................................... 748
UT Per-Interface Registers ............................................................................................................................ 750
UT Register Map ............................................................................................................................................ 764
System Interface................................................................................................................................................... 772
ATM Interfaces............................................................................................................................................... 772
POS Interfaces............................................................................................................................................... 775
Test....................................................................................................................................................................... 778
Scan ............................................................................................................................................................... 778
Boundary Scan .............................................................................................................................................. 778
RAM BIST ...................................................................................................................................................... 778
GFP Payload Area CRC-32 Insertion (Version 2.2 and 2.3 Only) ................................................................. 786
Introduction .................................................................................................................................................... 793


Số phần tương tự - TDAT161G2-BA23

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Agere Systems
TDAT042G51A-3BLL1 AGERE-TDAT042G51A-3BLL1 Datasheet
4Mb / 310P
   TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces
TDAT04622 AGERE-TDAT04622 Datasheet
4Mb / 310P
   TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces
More results

Mô tả tương tự - TDAT161G2-BA23

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Agere Systems
TDAT04622 AGERE-TDAT04622 Datasheet
4Mb / 310P
   TDAT SONET/SDH 155/622/2488 Mbits/s Data Interfaces
TMXF84622 AGERE-TMXF84622 Datasheet
902Kb / 62P
   TMXF84622 155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
logo
PMC-Sierra, Inc
PM5319 PMC-PM5319 Datasheet
46Kb / 2P
   SONET/SDH Interface for 622 & 155 Mbit/s
logo
TriQuint Semiconductor
TQ8101C TRIQUINT-TQ8101C Datasheet
227Kb / 14P
   622/155 Mb/s SONET/SDH MDFP
logo
PMC-Sierra, Inc
PM5315 PMC-PM5315 Datasheet
57Kb / 2P
   SONET/SDH Payload Extractor/Aligner for 2488 Mbit/s
logo
Agere Systems
TMXF28155 AGERE-TMXF28155 Datasheet
9Mb / 606P
   TMXF28155 Super Mapper 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
logo
Applied Micro Circuits ...
S3029 AMCC-S3029 Datasheet
88Kb / 11P
   SONET/SDH/ATM 155 MBIT/S QUAD TRANSCEIVER
logo
Vitesse Semiconductor C...
VSC8111 VITESSE-VSC8111 Datasheet
139Kb / 26P
   ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation
logo
PMC-Sierra, Inc
PM5313 PMC-PM5313 Datasheet
3Mb / 646P
   SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
logo
Intel Corporation
LXT6155 INTEL-LXT6155 Datasheet
314Kb / 50P
   155 Mbps SDH/SONET/ATM Transceiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com