công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SSY39V800554IB31 bảng dữ liệu(PDF) 2 Page - Silicon Storage Technology, Inc

tên linh kiện SSY39V800554IB31
Giải thích chi tiết về linh kiện  2 MBIT / 4 MBIT / 8 MBIT ( X 16 ) MULTI - PURPOSE FLASH
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SST [Silicon Storage Technology, Inc]
Trang chủ  http://www.sst.com/
Logo SST - Silicon Storage Technology, Inc

SSY39V800554IB31 bảng dữ liệu(HTML) 2 Page - Silicon Storage Technology, Inc

  SSY39V800554IB31 Datasheet HTML 1Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 2Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 3Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 4Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 5Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 6Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 7Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 8Page - Silicon Storage Technology, Inc SSY39V800554IB31 Datasheet HTML 9Page - Silicon Storage Technology, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 20 page
background image
2
Data Sheet
2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash
SST39LF200A / SST39LF400A / SST39LF800A
SST39VF200A / SST39VF400A / SST39VF800A
©2001 Silicon Storage Technology, Inc.
S71117-04-000
6/01
360
Device Operation
Commands are used to initiate the memory operation func-
tions of the device. Commands are written to the device
using standard microprocessor write sequences. A com-
mand is written by asserting WE# low while keeping CE#
low. The address bus is latched on the falling edge of WE#
or CE#, whichever occurs last. The data bus is latched on
the rising edge of WE# or CE#, whichever occurs first.
Read
The Read operation of the SST39LF200A/400A/800A and
SST39VF200A/400A/800A is controlled by CE# and OE#,
both have to be low for the system to obtain data from the
outputs. CE# is used for device selection. When CE# is
high, the chip is deselected and only standby power is con-
sumed. OE# is the output control and is used to gate data
from the output pins. The data bus is in high impedance
state when either CE# or OE# is high. Refer to the Read
cycle timing diagram for further details (Figure 3).
Word-Program Operation
The SST39LF200A/400A/800A and SST39VF200A/400A/
800A are programmed on a word-by-word basis. Before
programming, one must ensure that the sector, in which
the word which is being programmed exists, is fully erased.
The Program operation consists of three steps. The first
step is the three-byte load sequence for Software Data Pro-
tection. The second step is to load word address and word
data. During the Word-Program operation, the addresses
are latched on the falling edge of either CE# or WE#,
whichever occurs last. The data is latched on the rising
edge of either CE# or WE#, whichever occurs first. The
third step is the internal Program operation which is initi-
ated after the rising edge of the fourth WE# or CE#, which-
ever occurs first. The Program operation, once initiated, will
be completed within 20 µs. See Figures 4 and 5 for WE#
and CE# controlled Program operation timing diagrams
and Figure 16 for flowcharts. During the Program opera-
tion, the only valid reads are Data# Polling and Toggle Bit.
During the internal Program operation, the host is free to
perform additional tasks. Any commands issued during the
internal Program operation are ignored.
Sector/Block-Erase Operation
The Sector- (or Block-) Erase operation allows the system
to erase the device on a sector-by-sector (or block-by-
block)
basis.
The
SST39LF200A/400A/800A
and
SST39VF200A/400A/800A offers both Sector-Erase and
Block-Erase mode. The sector architecture is based on
uniform sector size of 2 KWord. The Block-Erase mode is
based on uniform block size of 32 KWord. The Sector-
Erase operation is initiated by executing a six-byte com-
mand sequence with Sector-Erase command (30H) and
sector address (SA) in the last bus cycle. The Block-Erase
operation is initiated by executing a six-byte command
sequence with Block-Erase command (50H) and block
address (BA) in the last bus cycle. The sector or block
address is latched on the falling edge of the sixth WE#
pulse, while the command (30H or 50H) is latched on the
rising edge of the sixth WE# pulse. The internal Erase
operation begins after the sixth WE# pulse. The End-of-
Erase operation can be determined using either Data#
Polling or Toggle Bit methods. See Figures 9 and 10 for tim-
ing waveforms. Any commands issued during the Sector-
or Block-Erase operation are ignored.
Chip-Erase Operation
The SST39LF200A/400A/800A and SST39VF200A/400A/
800A provide a Chip-Erase operation, which allows the
user to erase the entire memory array to the “1” state. This
is useful when the entire device must be quickly erased.
The Chip-Erase operation is initiated by executing a six-
byte command sequence with Chip-Erase command (10H)
at address 5555H in the last byte sequence. The Erase
operation begins with the rising edge of the sixth WE# or
CE#, whichever occurs first. During the Erase operation,
the only valid read is Toggle Bit or Data# Polling. See Table
4 for the command sequence, Figure 8 for timing diagram,
and Figure 19 for the flowchart. Any commands issued dur-
ing the Chip-Erase operation are ignored.
Write Operation Status Detection
The SST39LF200A/400A/800A and SST39VF200A/400A/
800A provide two software means to detect the completion
of a write (Program or Erase) cycle, in order to optimize the
system write cycle time. The software detection includes
two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6).
The End-of-Write detection mode is enabled after the rising
edge of WE#, which initiates the internal Program or Erase
operation.
The actual completion of the nonvolatile write is asynchro-
nous with the system; therefore, either a Data# Polling or
Toggle Bit read may be simultaneous with the completion
of the write cycle. If this occurs, the system may possibly
get an erroneous result, i.e., valid data may appear to con-
flict with either DQ7 or DQ6. In order to prevent spurious
rejection, if an erroneous result occurs, the software routine
should include a loop to read the accessed location an
additional two (2) times. If both reads are valid, then the
device has completed the write cycle, otherwise the rejec-
tion is valid.


Số phần tương tự - SSY39V800554IB31

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Cooper Bussmann, Inc.
SSY COOPER-SSY Datasheet
143Kb / 2P
   Box Cover Units for Plug Fuses
logo
DOMINANT Semiconductors
SSY-CLD-J1 DOMINANT-SSY-CLD-J1 Datasheet
779Kb / 11P
   SpiceLED AlInGaP S-Spice
SSY-CLD-J2 DOMINANT-SSY-CLD-J2 Datasheet
779Kb / 11P
   SpiceLED AlInGaP S-Spice
SSY-CLD-JK2-1-I2 DOMINANT-SSY-CLD-JK2-1-I2 Datasheet
967Kb / 14P
   SpiceLED
SSY-CLD-JK2-I2 DOMINANT-SSY-CLD-JK2-I2 Datasheet
779Kb / 11P
   SpiceLED AlInGaP S-Spice
More results

Mô tả tương tự - SSY39V800554IB31

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Microchip Technology
SST39VF800A-70-4I-B3KE-T MICROCHIP-SST39VF800A-70-4I-B3KE-T Datasheet
4Mb / 37P
   2 Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash
03/11
logo
Silicon Storage Technol...
SST39LF200A SST-SST39LF200A_10 Datasheet
862Kb / 31P
   2 Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash
SST39LF200A SST-SST39LF200A_07 Datasheet
843Kb / 31P
   2 Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash
SST39LF200A SST-SST39LF200A Datasheet
340Kb / 30P
   2 Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash
logo
Microchip Technology
SST39LF200A MICROCHIP-SST39LF200A_11 Datasheet
4Mb / 37P
   Mbit / 4 Mbit / 8 Mbit (x16) Multi-Purpose Flash
2011 Silicon
logo
Silicon Storage Technol...
SST39LF080 SST-SST39LF080 Datasheet
311Kb / 26P
   8 Mbit / 16 Mbit (x8) Multi-Purpose Flash
SST39SF010A SST-SST39SF010A Datasheet
271Kb / 22P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
SST39SF010A SST-SST39SF010A_04 Datasheet
379Kb / 24P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
logo
Microchip Technology
SST39LF010 MICROCHIP-SST39LF010 Datasheet
267Kb / 28P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
Revision B / June 2013
SST39SF010A MICROCHIP-SST39SF010A_16 Datasheet
227Kb / 29P
   1 Mbit / 2 Mbit / 4 Mbit (x8) Multi-Purpose Flash
04/16
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com