công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
LMK61E08 bảng dữ liệu(PDF) 20 Page - Texas Instruments |
|
|
LMK61E08 bảng dữ liệu(HTML) 20 Page - Texas Instruments |
20 / 54 page Device Registers Device Hardware EEPROM SRAM SCL SDA I2C Port Device Control And Status Reg 0 Reg1 Reg2 Reg3 Reg32 Reg33 Reg34 Reg35 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Reg 0 Reg1 Reg2 Reg3 Reg32 Reg33 Reg34 Reg35 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 Reg 0 Reg1 Reg2 Reg3 Reg53 Reg56 Reg66 Reg72 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 20 LMK61E08 SNAS805 – JUNE 2020 www.ti.com Submit Documentation Feedback Copyright © 2020, Texas Instruments Incorporated Device Functional Modes (continued) Figure 26. LMK61E08 Interface and Control Block 8.4.2 DCXO Mode and Frequency Margining 8.4.2.1 DCXO Mode In applications that require the LMK61E08 as part of a PLL that is implemented in another device like an FPGA, it can be used as a digitally-controlled oscillator (DCXO) where the frequency control word can be passed along through I2C to the LMK61E08 on a regular basis, which in turn updates the numerator of its fractional feedback divider by the required amount. In such a scenario, the entire portion of numerator for the fractional feedback divider must be written on every attempt MSB first and LSB last to ensure that the output frequency does not jump during the update, as described in Feedback Divider (N). In every update cycle, a total of 46 bits needs to be updated leading to a maximum update rate of 8.7 kHz with a maximum I2C rate of 1 Mbps. The minimum step size of 0.55 ppb (parts per billion) is achieved for the maximum VCO frequency of 5.6 GHz and when reference input doubler is disabled and reference divider is set to 4. The minimum step size of 4.96 ppb (parts per billion) is achieved for the maximum VCO frequency of 4.8 GHz and when reference input doubler is enabled and reference divider is bypassed. |
Số phần tương tự - LMK61E08 |
|
Mô tả tương tự - LMK61E08 |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |