công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
IMX8MNIEC bảng dữ liệu(PDF) 54 Page - NXP Semiconductors |
|
IMX8MNIEC bảng dữ liệu(HTML) 54 Page - NXP Semiconductors |
54 / 89 page i.MX 8M Nano Applications Processor Datasheet for Industrial Products, Rev. 0.1, 03/2020 54 NXP Semiconductors Electrical characteristics For DDR Toggle mode, Figure 29 shows the timing diagram of NAND_DQS/NAND_DATAxx read valid window. The typical value of tDQSQ is 1.4 ns (max) and 1.4 ns (max) for tQHS at 133 MB/s. GPMI samples NAND_DATA[7:0] at both the rising and falling edges of a delayed NAND_DQS signal, which is provided by an internal DPLL. The delay value of this register can be controlled by the GPMI register GPMI_READ_DDR_DLL_CTRL.SLV_DLY_TARGET (see the GPMI chapter of the i.MX 8M Nano Applications Processor Reference Manual [IMX8MNRM]). Generally, the typical delay value is equal to 0x7, which means a 1/4 clock cycle delay is expected. But if the board delay is big enough and cannot be ignored, the delay value should be made larger to compensate the board delay. 3.9.5 I2C bus characteristics The Inter-Integrated Circuit (I2C) provides functionality of a standard I2C master and slave. The I2C is designed to be compatible with the I2C Bus Specification, version 2.1, by Philips Semiconductor (now NXP Semiconductors). 3.9.6 MIPI D-PHY timing parameters MIPI D-PHY electrical specifications are compliance. NF24 postamble delay tPOST POST_DELAY T + 0.43 [see note2] —ns NF28 Data write setup tDS5 0.25 tCK - 0.32 — ns NF29 Data write hold tDH5 0.25 tCK - 0.79 — ns NF30 NAND_DQS/NAND_DQ read setup skew tDQSQ6 —3.18 ns NF31 NAND_DQS/NAND_DQ read hold skew tQHS6 —3.27 ns 1 AS minimum value can be 0, while DS/DH minimum value is 1. 2 T = tCK (GPMI clock period) - 0.075 ns (half of maximum p-p jitter). 3 CE_DELAY represents HW_GPMI_TIMING2[CE_DELAY]. NF18 is guaranteed by the design. Read/Write operation is started with enough time of ALE/CLE assertion to low level. 4 PRE_DELAY + 1 (AS + DS) 5 Shown in Figure 30. 6 Shown in Figure 31. Table 41. Toggle mode timing parameters (continued) ID Parameter Symbol Timing T = GPMI Clock Cycle Unit Min. Max. |
Số phần tương tự - IMX8MNIEC |
|
Mô tả tương tự - IMX8MNIEC |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |