công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

STK14C88-5C45M bảng dữ liệu(PDF) 8 Page - List of Unclassifed Manufacturers

tên linh kiện STK14C88-5C45M
Giải thích chi tiết về linh kiện  32K x 8 AUTOSTORE nvSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ETC1 [List of Unclassifed Manufacturers]
Trang chủ  
Logo ETC1 - List of Unclassifed Manufacturers

STK14C88-5C45M bảng dữ liệu(HTML) 8 Page - List of Unclassifed Manufacturers

Back Button STK14C88-5C45M Datasheet HTML 4Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 5Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 6Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 7Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 8Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 9Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 10Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 11Page - List of Unclassifed Manufacturers STK14C88-5C45M Datasheet HTML 12Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 8 / 12 page
background image
STK14C88-M
April 1999
5-50
The STK14C88-M has two separate modes of oper-
ation: SRAM mode and nonvolatile mode. In SRAM
mode, the memory operates as a standard fast
static RAM. In nonvolatile mode, data is transferred
from SRAM to EEPROM (the STORE operation) or
from EEPROM to SRAM (the RECALL operation). In
this mode SRAM functions are disabled.
NOISE CONSIDERATIONS
The STK14C88-M is a high-speed memory and so
must have a high frequency bypass capacitor of
approximately 0.1
µF connected between V
CAP and
V
SS, using leads and traces that are as short as pos-
sible. As with all high-speed CMOS ICs, normal care-
ful routing of power, ground and signals will help
prevent noise problems.
SRAM READ
The STK14C88-M performs a READ cycle whenever
E and G are low and W and HSB are high. The
address specified on pins A
0-14 determines which of
the 32,768 data bytes will be accessed. When the
READ
is initiated by an address transition, the out-
puts will be valid after a delay of t
AVQV (READ cycle
#1). If the READ is initiated by Eor G, the outputs will
be valid at t
ELQV or at tGLQV, whichever is later (READ
cycle #2). The data outputs will repeatedly respond
to address changes within the t
AVQV access time with-
out the need for transitions on any control input pins,
and will remain valid until another address change or
until Eor G is brought high, or Wor HSB is brought
low.
SRAM WRITE
A WRITE cycle is performed whenever E and W are
low and HSB is high. The address inputs must be
stable prior to entering the WRITE cycle and must
remain stable until either Eor W goes high at the
end of the cycle. The data on the common I/O pins
DQ
0-7 will be written into the memory if it is valid tDVWH
before the end of a W controlled WRITE or t
DVEH
before the end of an E controlled WRITE.
It is recommended that G be kept high during the
entire WRITE cycle to avoid data bus contention on
common I/O lines. If G is left low, internal circuitry will
turn off the output buffers t
WLQZ after W goes low.
POWER-UP
RECALL
During power up, or after any low-power condition
(V
CAP <VRESET), an internal RECALL request will be
latched. When V
CAP once again exceeds the sense
voltage of V
SWITCH,a RECALL cycle will automatically
be initiated and will take t
RESTORE to complete.
If the STK14C88-M is in a WRITE state at the end of
power-up RECALL, the SRAM data will be corrupted.
To help avoid this situation, a 10K Ohm resistor
should be connected either between W and system
V
CC or between E and system VCC.
SOFTWARE NONVOLATILE
STORE
The STK14C88-M software STORE cycle is initiated
by executing sequential E controlled READ cycles
from six specific address locations. During the
STORE
cycle an erase of the previous nonvolatile
data is first performed, followed by a program of the
nonvolatile elements. The program operation copies
the SRAM data into nonvolatile memory. Once a
STORE
cycle is initiated, further input and output are
disabled until the cycle is completed.
Because a sequence of READs from specific
addresses is used for STORE initiation, it is impor-
tant that no other READ or WRITE accesses inter-
vene in the sequence, or the sequence will be
aborted and no STORE or RECALL will take place.
To initiate the software STORE cycle, the following
READ
sequence must be performed:
1.
Read address
0E38 (hex)
Valid READ
2.
Read address
31C7 (hex)
Valid READ
3.
Read address
03E0 (hex)
Valid READ
4.
Read address
3C1F (hex)
Valid READ
5.
Read address
303F (hex)
Valid READ
6.
Read address
0FC0 (hex)
Initiate
STORE cycle
The software sequence must be clocked with E con-
trolled READs.
Once the sixth address in the sequence has been
entered, the STORE cycle will commence and the
chip will be disabled. It is important that READ cycles
and not WRITE cycles be used in the sequence,
although it is not necessary that G be low for the
sequence to be valid. After the t
STORE cycle time has
been fulfilled, the SRAM will again be activated for
READ
and WRITE operation.
DEVICE OPERATION


Số phần tương tự - STK14C88-5C45M

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Simtek Corporation
STK14C88-5C45M SIMTEK-STK14C88-5C45M Datasheet
388Kb / 19P
   32Kx8 AutoStore nvSRAM
logo
Cypress Semiconductor
STK14C88-5C45M CYPRESS-STK14C88-5C45M Datasheet
535Kb / 17P
   256 Kbit (32K x 8) AutoStore nvSRAM
STK14C88-5C45M CYPRESS-STK14C88-5C45M Datasheet
932Kb / 20P
   32 K x 8 AutoStore nvSRAM Commercial, industrial, military temperatures
More results

Mô tả tương tự - STK14C88-5C45M

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
List of Unclassifed Man...
STK11C88 ETC1-STK11C88 Datasheet
90Kb / 9P
   32K x 8 nvSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM
STK12C68-C20 ETC-STK12C68-C20 Datasheet
125Kb / 12P
   8k x 8 AUTOSTORE NVSRAM QUANTUM TRAP CMOS NONVOLATILE STATIC RAM
STK14D88 ETC-STK14D88 Datasheet
216Kb / 15P
   32K x 8 AutoStore nvSRAM CMOS Nonvolatile Static RAM
STK14C88 ETC-STK14C88 Datasheet
386Kb / 13P
   32K x 8 AutoStore nvSRAM QuantumTrap CMOS Nonvolatile Static RAM
STK15C88 ETC-STK15C88 Datasheet
75Kb / 9P
   32K x 8 AutoStore nvSRAM High Performance CMOS Nonvolatile Static RAM
logo
Simtek Corporation
STK25C48 SIMTEK-STK25C48 Datasheet
310Kb / 10P
   2K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK25CA8 ETC-STK25CA8 Datasheet
129Kb / 8P
   128K x 8 AutoStore nvSRAM CMOS Nonvolatile Static RAM Module
STK22C48 ETC1-STK22C48 Datasheet
297Kb / 11P
   2K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
Simtek Corporation
STK15C68 SIMTEK-STK15C68 Datasheet
382Kb / 10P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
logo
List of Unclassifed Man...
STK12C68 ETC-STK12C68 Datasheet
388Kb / 13P
   8K x 8 AutoStore??nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com