công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

X1205V8IZT1 bảng dữ liệu(PDF) 11 Page - Intersil Corporation

tên linh kiện X1205V8IZT1
Giải thích chi tiết về linh kiện  2-Wire RTC Real Time Clock/Calendar
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  INTERSIL [Intersil Corporation]
Trang chủ  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X1205V8IZT1 bảng dữ liệu(HTML) 11 Page - Intersil Corporation

Back Button X1205V8IZT1 Datasheet HTML 7Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 8Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 9Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 10Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 11Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 12Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 13Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 14Page - Intersil Corporation X1205V8IZT1 Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
11
FN8097.2
September 23, 2005
Unused Bits:
This device does not use bits 3 or 4 in the SR, but must
have a zero in these bit positions. The Data Byte output
during a SR read will contain zeros in these bit locations.
INTERRUPT CONTROL REGISTER (INT)
Interrupt Control and Status Bits (IM, AL1E, AL0E)
There are two Interrupt Control bits, Alarm 1 Interrupt
Enable (AL1E) and Alarm 0 Interrupt Enable (AL0E) to
specifically enable or disable the alarm interrupt signal
output (IRQ). The interrupts are enabled when either the
AL1E and AL0E bits are set to “1”, respectively.
Two volatile bits (AL1 and AL0), associated with the
two alarms respectively, indicate if an alarm has hap-
pened. These bits are set on an alarm condition
regardless of whether the IRQ interrupt is enabled.
The AL1 and AL0 bits in the status register are reset
by the falling edge of the eighth clock of a read of the
register containing the bits.
Pulse Interrupt Mode
The pulsed interrupt mode allows for repetitive or
recurring alarm functionality. Hence an repetitive or
recurring alarm can be set for every nth second, or nth
minute, or nth hour, or nth date, or for the same day of
the week. The pulsed interrupt mode can be consid-
ered a repetitive interrupt mode, with the repetition
rate set by the time setting fo the alarm.
The Pulse Interrupt Mode is enabled when the IM bit
is set.
The Alarm IRQ output will output a single pulse of
short duration (approximately 10-40ms) once the
alarm condition is met. If the interrupt mode bit (IM bit)
is set, then this pulse will be periodic.
ON-CHIP OSCILLATOR COMPENSATION
Digital Trimming Register (DTR) - DTR2, DTR1 and
DTR0 (Non-Volatile)
The digital trimming Bits DTR2, DTR1 and DTR0
adjust the number of counts per second and average
the ppm error to achieve better accuracy.
DTR2 is a sign bit. DTR2 = 0 means frequency
compensation is > 0. DTR2 = 1 means frequency
compensation is < 0.
DTR1 and DTR0 are scale bits. DTR1 gives 10 ppm
adjustment and DTR0 gives 20 ppm adjustment.
A range from -30ppm to +30ppm can be represented
by using three bits above.
Table 3. Digital Trimming Registers
Analog Trimming Register (ATR) (Non-volatile)
Six analog trimming Bits from ATR5 to ATR0 are pro-
vided to adjust the on-chip loading capacitance range.
The on-chip load capacitance ranges from 3.25pF to
18.75pF. Each bit has a different weight for capaci-
tance adjustment. In addition, using a Citizen CFS-206
crystal with different ATR bit combinations provides an
estimated ppm range from +116ppm to -37ppm to the
nominal frequency compensation. The combination of
digital and analog trimming can give up to +146ppm
adjustment.
The on-chip capacitance can be calculated as follows:
CATR = [(ATR value, decimal) x 0.25pF] + 11.0pF
Note that the ATR values are in two’s complement,
with ATR(000000) = 11.0pF, so the entire range runs
from 3.25pF to 18.75pF in 0.25pF steps.
The values calculated above are typical, and total
load capacitance seen by the crystal will include
approximately 2pF of package and board capaci-
tance in addition to the ATR value.
See Application section and Intersil’s Application Note
AN154 for more information.
WRITING TO THE CLOCK/CONTROL REGISTERS
Changing any of the nonvolatile bits of the clock/con-
trol register requires the following steps:
– Write a 02h to the Status Register to set the Write
Enable Latch (WEL). This is a volatile operation, so
there is no delay after the write. (Operation pre-
ceeded by a start and ended with a stop).
– Write a 06h to the Status Register to set both the
Register Write Enable Latch (RWEL) and the WEL
bit. This is also a volatile cycle. The zeros in the data
IM Bit
Interrupt / Alarm Frequency
0
Single Time Event Set By Alarm
1
Repetitive / Recurring Time Event Set By Alarm
DTR Register
Estimated frequency
PPM
DTR2
DTR1
DTR0
0
0
0
0 (default)
01
0
+10
00
1
+20
01
1
+30
10
0
0
11
0
-10
10
1
-20
11
1
-30
X1205


Số phần tương tự - X1205V8IZT1

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Renesas Technology Corp
X1205V8IZ RENESAS-X1205V8IZ Datasheet
873Kb / 22P
   2-Wire??RTC Real Time Clock/Calendar
More results

Mô tả tương tự - X1205V8IZT1

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Renesas Technology Corp
X1205 RENESAS-X1205 Datasheet
873Kb / 22P
   2-Wire??RTC Real Time Clock/Calendar
logo
NXP Semiconductors
PCF8523 NXP-PCF8523_12 Datasheet
700Kb / 75P
   Real-Time Clock (RTC) and calendar
Rev. 4-5 July 2012
PCF8523 NXP-PCF8523 Datasheet
1Mb / 66P
   Real-Time Clock (RTC) and calendar
Rev. 3-30 March 2011
logo
Intersil Corporation
X1288 INTERSIL-X1288 Datasheet
428Kb / 27P
   2-Wire??RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1288 RENESAS-X1288 Datasheet
1Mb / 27P
   2-Wire??RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Xicor Inc.
X1288 XICOR-X1288 Datasheet
560Kb / 31P
   2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1226 RENESAS-X1226 Datasheet
993Kb / 25P
   4K (512 x 8), 2-Wire??RTC Real Time Clock/Calendar with EEPROM
logo
NXP Semiconductors
PCF8563 NXP-PCF8563_11 Datasheet
466Kb / 45P
   Real-time clock/calendar
Rev. 9-16 June 2011
PCF8563TF4.118 NXP-PCF8563TF4.118 Datasheet
492Kb / 50P
   Real-time clock/calendar
Rev. 10-3 April 2012
PCF8563 PHILIPS-PCF8563 Datasheet
692Kb / 30P
   Real-time clock/calendar
16 April 1999
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com