công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ISL12022MIBZ bảng dữ liệu(PDF) 7 Page - Renesas Technology Corp |
|
ISL12022MIBZ bảng dữ liệu(HTML) 7 Page - Renesas Technology Corp |
7 / 32 page ISL12022M FN6668 Rev 9.00 Page 7 of 32 June 20, 2012 OSCILLATOR ACCURACY FoutI Oscillator Initial Accuracy VDD = 3.3V -2 +8 ppm 6, 17 FoutR Oscillator Accuracy after Reflow Cycle VDD 3.3V ±5 ppm 6, 17 FoutT Oscillator Stability vs Temperature VDD 3.3V ±2 ppm 6, 18 FoutV Oscillator Stability vs Voltage 2.7V VDD 5.5V -3 +3 ppm 19 Temp Temperature Sensor Accuracy VDD = VBAT = 3.3V ±2 °C 13 IRQ/FOUT (OPEN DRAIN OUTPUT) VOL Output Low Voltage VDD = 5V, IOL = 3mA 0.4 V VDD = 2.7V, IOL = 1mA 0.4 V DC Operating Characteristics RTC Test Conditions: VDD = +2.7 to +5.5V, TA = -40°C to +85°C, unless otherwise stated. Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued) SYMBOL PARAMETER CONDITIONS MIN (Note 7) TYP (Note 8) MAX (Note 7) UNITS NOTES Power-Down Timing Test Conditions: VDD = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise stated. SYMBOL PARAMETER CONDITIONS MIN (Note 7) TYP (Note 8) MAX (Note 7) UNITS NOTES VDDSR- VDD Negative Slew Rate 10 V/ms 12 VDDSR+ VDD Positive Slew Rate, minimum 0.05 V/ms 16 I2C Interface Specifications Test Conditions: VDD = +2.7 to +5.5V, Temperature = -40°C to +85°C, unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +85°C. SYMBOL PARAMETER TEST CONDITIONS MIN (Note 7) TYP (Note 8) MAX (Note 7) UNITS NOTES VIL SDA and SCL Input Buffer LOW Voltage -0.3 0.3 x VDD V VIH SDA and SCL Input Buffer HIGH Voltage 0.7 x VDD VDD + 0.3 V Hysteresis SDA and SCL Input Buffer Hysteresis 0.05 x VDD V13, 14 VOL SDA Output Buffer LOW Voltage, Sinking 3mA VDD = 5V, IOL = 3mA 0 0.02 0.4 V CPIN SDA and SCL Pin Capacitance TA = +25°C, f = 1MHz, VDD = 5V, VIN =0V, VOUT = 0V 10 pF 13, 14 fSCL SCL Frequency 400 kHz tIN Pulse Width Suppression Time at SDA and SCL Inputs Any pulse narrower than the max spec is suppressed. 50 ns tAA SCL Falling Edge to SDA Output Data Valid SCL falling edge crossing 30% of VDD, until SDA exits the 30% to 70% of VDD window. 900 ns tBUF Time the Bus Must be Free Before the Start of a New Transmission SDA crossing 70% of VDD during a STOP condition, to SDA crossing 70% of VDD during the following START condition. 1300 ns tLOW Clock LOW Time Measured at the 30% of VDD crossing. 1300 ns tHIGH Clock HIGH Time Measured at the 70% of VDD crossing. 600 ns |
Số phần tương tự - ISL12022MIBZ |
|
Mô tả tương tự - ISL12022MIBZ |
|
|
Link URL |
Chính sách bảo mật |
ALLDATASHEET.VN |
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |