công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD7701 bảng dữ liệu(PDF) 7 Page - Analog Devices

tên linh kiện AD7701
Giải thích chi tiết về linh kiện  LC2MOS 16-Bit A/D Converter
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD7701 bảng dữ liệu(HTML) 7 Page - Analog Devices

Back Button AD7701_17 Datasheet HTML 3Page - Analog Devices AD7701_17 Datasheet HTML 4Page - Analog Devices AD7701_17 Datasheet HTML 5Page - Analog Devices AD7701_17 Datasheet HTML 6Page - Analog Devices AD7701_17 Datasheet HTML 7Page - Analog Devices AD7701_17 Datasheet HTML 8Page - Analog Devices AD7701_17 Datasheet HTML 9Page - Analog Devices AD7701_17 Datasheet HTML 10Page - Analog Devices AD7701_17 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 21 page
background image
REV. E
–6–
AD7701
TIMING CHARACTERISTICS1, 2
(AVDD = DVDD = +5 V
10%; AVSS = DVSS = –5 V
10%; AGND = DGND = O V; fCLKIN =
4.096 MHz; Input Levels: Logic O = O V, Logic 1 = DVDD; unless otherwise noted.)
Limit at TMIN, TMAX Limit at TMIN, TMAX
Parameter
(A, B Versions)
(S, T Versions)
Unit
Conditions/Comments
fCLKIN
3, 4
200
200
kHz min
Master Clock Frequency: Internal Gate Oscillator.
55
MHz max
Typically 4.096 MHz.
200
200
kHz min
Master Clock Frequency: Externally Supplied.
55
MHz max
tr
5
50
50
ns max
Digital Output Rise Time. Typically 20 ns.
tf
5
50
50
ns max
Digital Output Fall Time. Typically 20 ns.
t1
00
ns min
SC1, SC2 to CAL High Setup Time.
t2
50
50
ns min
SC1, SC2 Hold Time after CAL Goes High.
t3
6
1000
1000
ns min
SLEEP High to CLKIN High Setup Time.
SSC MODE
t4
7
3/fCLKIN
3/fCLKIN
ns max
Data Access Time (
CS Low to Data Valid).
t5
100
100
ns max
SCLK Falling Edge to Data Valid Delay (25 ns typ).
t6
250
250
ns min
MSB Data Setup Time. Typically 380 ns.
t7
300
300
ns max
SCLK High Pulsewidth. Typically 240 ns.
t8
790
790
ns max
SCLK Low Pulsewidth. Typically 730 ns.
t9
8
l/fCLKIN +200
l/fCLKIN +200
ns max
SCLK Rising Edge to Hi-Z Delay (l/fCLKIN + 100 ns typ).
t10
8, 9
(4/fCLKIN) +200
(4/fCLKIN) +200
ns max
CS High to Hi-Z Delay.
SEC MODE
fSCLK
55
MHz
Serial Clock Input Frequency.
t11
35
35
ns min
SCLK Input High Pulsewidth.
t12
160
160
ns min
SCLK Low Pulsewidth.
t13
7, 10
160
160
ns max
Data Access Time (
CS Low to Data Valid). Typically 80 ns.
t14
11
150
150
ns max
SCLK Falling Edge to Data Valid Delay. Typically 75 ns.
t15
8
250
250
ns max
CS High to Hi-Z Delay.
t16
8
200
200
ns max
SCLK Falling Edge to Hi-Z Delay. Typically 100 ns.
AC MODE
t17
40
40
ns min
CS Setup Time. Typically 20 ns.
t18
180
180
ns max
Data Delay Time. Typically 90 ns.
t19
200
200
ns max
SCLK Falling Edge to Hi-Z Delay. Typically 100 ns.
NOTES
1Sample tested at 25
°C to ensure compliance. All input signals are specified with t
r = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
2See Figures 1 to 6.
3CLKIN duty cycle range is 20% to 80%. CLKIN must be supplied whenever the AD7701 is not in SLEEP mode. If no clock is present in this case, the device can
draw higher current than specified and possibly become uncalibrated.
4The AD7701 is production tested with f
CLKIN at 4.096 MHz. It is guaranteed by characterization to operate at 200 kHz.
5Specified using 10% and 90% points on waveform of interest.
6In order to synchronize several AD7701s together using the
SLEEP pin, this specification must be met.
7t
4 and t13 are measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
8t
9, t10, t15, and t16 are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number
is then extrapolated back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time quoted in the Timing Characteristics is
the true bus relinquish time of the part and as such is independent of external bus loading capacitance.
9If
CS is returned high before all 16 bits are output, the SDATA and SCLK outputs will complete the current data bit and then go to high impedance.
10If
CS is activated asynchronously to DRDY, CS will not be recognized if it occurs when DRDY is high for four clock cycles. The propagation delay time may be
as great as four CLKIN cycles plus 160 ns. To guarantee proper clocking of SDATA when using asynchronous
CS, the SCLK input should not be taken high
sooner than four CLKIN cycles plus 160 ns after
CS goes low.
11SDATA is clocked out on the falling edge of the SCLK input.
Specifications subject to change without notice.


Số phần tương tự - AD7701_17

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7701 AD-AD7701_15 Datasheet
301Kb / 20P
   16-Bit A/D Converter
Rev. E
More results

Mô tả tương tự - AD7701_17

nhà sản xuấttên linh kiệnbảng dữ liệuGiải thích chi tiết về linh kiện
logo
Analog Devices
AD7701 AD-AD7701 Datasheet
312Kb / 16P
   LC2MOS 16-Bit A/D Converter
REV. D
AD7703 AD-AD7703 Datasheet
251Kb / 16P
   LC2MOS 20-Bit A/D Converter
REV. D
AD7226BRSZ AD-AD7226BRSZ Datasheet
423Kb / 16P
   LC2MOS Quad 8-Bit D/A Converter
REV. D
AD7226 AD-AD7226_17 Datasheet
493Kb / 17P
   LC2MOS Quad 8-Bit D/A Converter
AD7226 AD-AD7226 Datasheet
247Kb / 12P
   LC2MOS Quad 8-Bit D/A Converter
REV. A
logo
Sanyo Semicon Device
LC7880M SANYO-LC7880M Datasheet
228Kb / 6P
   16 bit D/A CONVERTER
LC78866V SANYO-LC78866V Datasheet
138Kb / 6P
   16-bit A/D Converter?
LC78865M SANYO-LC78865M Datasheet
119Kb / 6P
   16-bit A/D Converter
logo
Analog Devices
AD7701 AD-AD7701_15 Datasheet
301Kb / 20P
   16-Bit A/D Converter
Rev. E
AD7111 AD-AD7111 Datasheet
175Kb / 8P
   LC2MOS LOGDAC Logarithmic D/A Converter
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


bảng dữ liệu tải về

Go To PDF Page


Link URL




Chính sách bảo mật
ALLDATASHEET.VN
Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com